tree 8c1a23075f1fb0a3f435d5676bc89027b50237c3
parent 2b750d9d261bda7f75b39dfc1e1e5f22502929d5
parent f0d574d63f4603ec431f16ad535a555bf7548b94
author Peter Maydell <peter.maydell@linaro.org> 1442239070 +0100
committer Peter Maydell <peter.maydell@linaro.org> 1442239070 +0100
mergetag object f0d574d63f4603ec431f16ad535a555bf7548b94
 type commit
 tag pull-target-arm-20150914
 tagger Peter Maydell <peter.maydell@linaro.org> 1442238662 +0100
 
 target-arm queue:
  * fix GIC region size in xlnx-zynqmp
  * xlnx-zynqmp: Remove unnecessary brackets
  * improve A64 generated TCG code
  * add GPIO devices to i.MX25 and i.MX31
  * more missing pieces for EL2 support
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABCAAGBQJV9tDQAAoJEDwlJe0UNgzePgMQAI1FfA0pBlKnjuS9nAZtjsMn
 SHGda9+Rp1tbChN4ct2LFnfthk1VIwqcifYufdd+AgLCGsf2w1RK5jG46+UH9Ku7
 33R/opzmBX+ZkZ11AH9w9dqnUzo88bnvf4C8PyPP8mdcAU/PeTse27+bPoyqp/ef
 3WhyUuC+Dk3i5Wwq4TQ7CNKl9aQG2DMw/A84Mjakh0T/WYbiKR5Kgq88FVnNwOI9
 MdcHY5LelSvVtagjnaxEYwjaRd3Ib0tdgd5J6iucTGmhPD+tCuyZl6aLmo0D8pyn
 ub0ltYifewvUGWgYqCI4vTXyhk6fGPBUyjJxwu8upgpryPACOngBkXDBojVIp1tC
 rkh5Wh/JE/iO6ky8Ds+MCQY7F5JpgM7oOQ0lXB+6TNwzuRcvnTyHhP4NtRsRkpT0
 MJdL6R5PwS4DoTswueKW0HwjFXVFri3hZOZXhHXk6VPrtpEibO8XFb92djp5Tzb4
 nB4XNqwTjz2dXvGFr5Y1Nas/pBQPT2sm/8e6fQJ0h06zB+VJ7ECCKvC5yguo9fFs
 DX9DBNeAd0vNTy/twzpJ1zqS98X1TtlGi8GLbTTaV1vQ4BfymAlaZClok8cUrOh4
 0Azn8FKA+bj0L4voTLrHanCf+6mXLv3qusKF5SnG/jj1BzEa7cW1Y85sPCKMMwsI
 B1k63SiEIBXWsIwsTHby
 =PsEE
 -----END PGP SIGNATURE-----

Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20150914' into staging

target-arm queue:
 * fix GIC region size in xlnx-zynqmp
 * xlnx-zynqmp: Remove unnecessary brackets
 * improve A64 generated TCG code
 * add GPIO devices to i.MX25 and i.MX31
 * more missing pieces for EL2 support

# gpg: Signature made Mon 14 Sep 2015 14:51:12 BST using RSA key ID 14360CDE
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>"
# gpg:                 aka "Peter Maydell <pmaydell@gmail.com>"
# gpg:                 aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>"

* remotes/pmaydell/tags/pull-target-arm-20150914: (24 commits)
  target-arm: Add VMPIDR_EL2
  target-arm: Break out mpidr_read_val()
  target-arm: Add VPIDR_EL2
  target-arm: Suppress EPD for S2, EL2 and EL3 translations
  target-arm: Suppress TBI for S2 translations
  target-arm: Add VTTBR_EL2
  target-arm: Add VTCR_EL2
  hw/cpu/{a15mpcore, a9mpcore}: Handle missing has_el3 CPU props gracefully
  i.MX: Add GPIO devices to i.MX25 SOC
  i.MX: Add GPIO devices to i.MX31 SOC
  i.MX: Add GPIO device
  target-arm: Use tcg_gen_extrh_i64_i32
  target-arm: Recognize ROR
  target-arm: Eliminate unnecessary zero-extend in disas_bitfield
  target-arm: Recognize UXTB, UXTH, LSR, LSL
  target-arm: Recognize SXTB, SXTH, SXTW, ASR
  target-arm: Implement fcsel with movcond
  target-arm: Implement ccmp branchless
  target-arm: Use setcond and movcond for csel
  target-arm: Handle always condition codes within arm_test_cc
  ...

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>