tree 75eef4cbe9034f96b98c176db0e8eeb03923f652
parent 2df6c2d0de31461f18d97f8a4d122bdb003297db
author Igor V. Kovalenko <igor.v.kovalenko@gmail.com> 1262896111 +0300
committer Blue Swirl <blauwirbel@gmail.com> 1262971513 +0000

sparc64: interrupt trap handling

cpu_check_irqs
- handle SOFTINT register TICK and STICK timer bits
- only check interrupt levels greater than PIL value
- handle preemption by higher level traps

cpu_exec
- handle CPU_INTERRUPT_HARD only if interrupts are enabled
- PIL 15 is not special level on sparcv9

Signed-off-by: Igor V. Kovalenko <igor.v.kovalenko@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>