Google Git
Sign in
qemu-android / qemu-android / 085feb61dbc6130bfd2e6c3f59d03220ff9e1bb3 / target-ppc / translate_init.c
  1. 3ba55e3 PPC: Introduce the Virtual Time Base (VTB) SPR register by Cyril Bur · 10 years ago
  2. 97052d6 Merge remote-tracking branch 'remotes/agraf/tags/signed-ppc-for-upstream' into staging by Peter Maydell · 10 years ago
  3. 3e28c5e target-ppc: Power8 Supports Transactional Memory by Tom Musta · 10 years ago
  4. bd79255 translate: check cflags instead of use_icount global by Paolo Bonzini · 10 years ago
  5. 69b058c target-ppc: pass DisasContext to SPR generator functions by Paolo Bonzini · 10 years ago
  6. 3ade1a0 target-ppc: Fix breakpoint registers for e300 by Fabien Chouteau · 10 years ago
  7. 81f194d target-ppc: Fix an invalid free in opcode table handling code. by Bharata B Rao · 11 years ago
  8. 54ff58b target-ppc: Use macros in opcodes table handling code by Bharata B Rao · 11 years ago
  9. b8c867e target-ppc : Add new processor type 440x5wDFPU by Pierre Mallard · 11 years ago
  10. 4171853 target-ppc : Allow fc[tf]id[*] mnemonics for non TARGET_PPC64 by Pierre Mallard · 11 years ago
  11. 8412d11 target-ppc: Implement IVOR[59] By Default for Book E by Tom Musta · 11 years ago
  12. 0b6ff57 target-ppc: Fix kvmppc_set_compat to use negotiated cpu-version by Alexey Kardashevskiy · 11 years ago
  13. 18b91a3 qdev: Drop legacy_name from qdev properties by Gonglei · 10 years ago
  14. 51b2e8c qdev: Add description field in PropertyInfo struct by Gonglei · 10 years ago
  15. 458dd76 target-ppc: Use cpu_exec_interrupt qom hook by Richard Henderson · 11 years ago
  16. 774f0ab target-ppc: Use cpu_exec_enter qom hook by Richard Henderson · 11 years ago
  17. 063cac5 target-ppc: Fix number of threads per core limit by Alexey Kardashevskiy · 11 years ago
  18. b60c600 target-ppc: Remove POWER7+ and POWER8E families by Alexey Kardashevskiy · 11 years ago
  19. 03ae413 target-ppc: Add pvr_match() callback by Alexey Kardashevskiy · 11 years ago
  20. a74029f target-ppc: Change default cpu for ppc64le-linux-user by Richard Henderson · 11 years ago
  21. 7826c2b target-ppc: enable virtio endian ambivalent support by Greg Kurz · 11 years ago
  22. f6c3ebc target-ppc: Add support for POWER8 pvr 0x4D0000 by Alexey Kardashevskiy · 11 years ago
  23. b3cad3a PPC: Add support for Apple gdb in gdbstub by Alexander Graf · 11 years ago
  24. cd9adfd target-ppc: Enable DABRX SPR and limit it to <=POWER7 by Alexey Kardashevskiy · 11 years ago
  25. 7303f83 target-ppc: Enable PPR and VRSAVE SPRs migration by Alexey Kardashevskiy · 11 years ago
  26. 4ee4a03 target-ppc: Add POWER8's Event Based Branch (EBB) control SPRs by Alexey Kardashevskiy · 11 years ago
  27. cdcdda2 target-ppc: Add POWER8's TM SPRs by Alexey Kardashevskiy · 11 years ago
  28. 70c5340 target-ppc: Add POWER8's MMCR2/MMCRS SPRs by Alexey Kardashevskiy · 11 years ago
  29. 45ed0be target-ppc: Enable FSCR facility check for TAR by Alexey Kardashevskiy · 11 years ago
  30. 7019cb3 target-ppc: Add POWER8's FSCR SPR by Alexey Kardashevskiy · 11 years ago
  31. d1a721a target-ppc: Add POWER8's TIR SPR by Alexey Kardashevskiy · 11 years ago
  32. a242881 target-ppc: Refactor class init for POWER7/8 by Alexey Kardashevskiy · 11 years ago
  33. 5881c29 target-ppc: Switch POWER7/8 classes to use correct PMU SPRs by Alexey Kardashevskiy · 11 years ago
  34. 7fc2db1 target-ppc: Make use of gen_spr_power5p_lpar() for POWER7/8 by Alexey Kardashevskiy · 11 years ago
  35. 6a1eed3 target-ppc: Make use of gen_spr_book3s_altivec() for POWER7/8 by Alexey Kardashevskiy · 11 years ago
  36. 5db7d4f target-ppc: Move POWER7/8 CFAR/DSCR/CTRL/PPR/PCR SPR registration to helpers by Alexey Kardashevskiy · 11 years ago
  37. 768167a target-ppc: Move POWER8 TCE Address control (TAR) to a helper by Alexey Kardashevskiy · 11 years ago
  38. e61716a target-ppc: Move POWER7/8 PIR/PURR/SPURR SPR registration to helpers by Alexey Kardashevskiy · 11 years ago
  39. 83cc6f8 target-ppc: Enable PMU SPRs migration by Alexey Kardashevskiy · 11 years ago
  40. 90618f4 target-ppc: Remove check_pow_970FX by Alexey Kardashevskiy · 11 years ago
  41. 7488d48 target-ppc: Introduce and reuse generalized init_proc_book3s_64() by Alexey Kardashevskiy · 11 years ago
  42. ba88100 target-ppc: Add HID4 SPR for PPC970 by Alexey Kardashevskiy · 11 years ago
  43. c36c97f target-ppc: Add PMC7/8 to 970 class by Alexey Kardashevskiy · 11 years ago
  44. 077850b target-ppc: Add PMC5/6, SDAR and MMCRA to 970 family by Alexey Kardashevskiy · 11 years ago
  45. 75b9c32 target-ppc: Add "POWER" prefix to MMCRA PMU registers by Alexey Kardashevskiy · 11 years ago
  46. fd51ff6 target-ppc: Copy and split gen_spr_7xx() for 970 by Alexey Kardashevskiy · 11 years ago
  47. eb16dd9 target-ppc: Make UCTRL a mirror of CTRL by Alexey Kardashevskiy · 11 years ago
  48. 42382f6 target-ppc: Refactor PPC970 by Alexey Kardashevskiy · 11 years ago
  49. bbc01ca target-ppc: Merge 970FX and 970MP into a single 970 class by Alexey Kardashevskiy · 11 years ago
  50. cb8b8bf target-ppc: Rename 7XX/60x/74XX/e600 PMU SPRs by Alexey Kardashevskiy · 11 years ago
  51. 5b274ed target-ppc: Support VSX in PPC User Mode by Tom Musta · 11 years ago
  52. e22c357 target-ppc: Allow little-endian user mode. by Doug Kwan · 11 years ago
  53. a721d39 PPC: e500: Fix MMUCSR0 emulation by Alex Zuepke · 11 years ago
  54. 6db5bb0 KVM: PPC: Enable compatibility mode by Alexey Kardashevskiy · 11 years ago
  55. 2a48d99 spapr: Limit threads per core according to current compatibility mode by Alexey Kardashevskiy · 11 years ago
  56. 1a68b71 target-ppc: Define Processor Compatibility Masks by Alexey Kardashevskiy · 11 years ago
  57. 6d9412e target-ppc: Implement "compat" CPU option by Alexey Kardashevskiy · 11 years ago
  58. 8dfa3a5 target-ppc: Add "compat" CPU option by Alexey Kardashevskiy · 11 years ago
  59. 382d2db target-ppc: Introduce callback for interrupt endianness by Greg Kurz · 11 years ago
  60. ea71258 PPC: Properly emulate L1CSR0 and L1CSR1 by Alexander Graf · 11 years ago
  61. d2ea2bf PPC: Add L1CFG1 SPR emulation by Alexander Graf · 11 years ago
  62. deb05c4 PPC: Fix SPR access control of L1CFG0 by Alexander Graf · 11 years ago
  63. 9df5a46 target-ppc: Eliminate Magic Number MSR Masks by Tom Musta · 11 years ago
  64. fdf8a96 target-ppc: Move alias lookup after class lookup by Alexey Kardashevskiy · 11 years ago
  65. 06f6e12 PPC: Add l1 cache sizes for 970 and above systems by Alexander Graf · 11 years ago
  66. 76ac994 target-ppc: MSR_POW not supported on POWER7/7+/8 by Anton Blanchard · 11 years ago
  67. 5b2b7dc target-ppc: POWER7+ supports the MSR_VSX bit by Anton Blanchard · 11 years ago
  68. 536492e target-ppc: POWER8 supports isel by Anton Blanchard · 11 years ago
  69. d6fb330 target-ppc: POWER8 supports the MSR_LE bit by Anton Blanchard · 11 years ago
  70. df99d30 target-ppc: Introduce powerisa-207-server flag by Alexey Kardashevskiy · 11 years ago
  71. 5ec83c7 target-ppc: Force CPU threads count to be a power of 2 by Bharata B Rao · 11 years ago
  72. a80172a target-ppc: Fix overallocation of opcode tables by Stuart Brady · 11 years ago
  73. d197fdb target-ppc: Reset SPRs on CPU reset by Alexey Kardashevskiy · 11 years ago
  74. 00c8cb0 cputlb: Change tlb_flush() argument to CPUState by Andreas Färber · 12 years ago
  75. a47dddd exec: Change cpu_abort() argument to CPUState by Andreas Färber · 12 years ago
  76. 2710342 cpu: Move exception_index field from CPU_COMMON to CPUState by Andreas Färber · 12 years ago
  77. 7510454 cpu: Turn cpu_handle_mmu_fault() into a CPUClass hook by Andreas Färber · 12 years ago
  78. 9262685 cpu: Factor out cpu_generic_init() by Andreas Färber · 11 years ago
  79. 8c2e1b0 cpu: Turn cpu_has_work() into a CPUClass hook by Andreas Färber · 12 years ago
  80. 0f20ba6 target-ppc: spapr: e500: fix to use cpu_dt_id by Alexey Kardashevskiy · 11 years ago
  81. 0ce470c target-ppc: add PowerPCCPU::cpu_dt_id by Alexey Kardashevskiy · 11 years ago
  82. 32ea54a target-ppc: Altivec 2.07: Add Instruction Flag by Tom Musta · 11 years ago
  83. e0498da target-ppc: Load Quadword by Tom Musta · 11 years ago
  84. 38a8533 target-ppc: Add Flag for ISA 2.07 Load/Store Quadword Instructions by Tom Musta · 11 years ago
  85. 6051104 target-ppc: Add Target Address SPR (TAR) to Power8 by Tom Musta · 11 years ago
  86. 94840e0 target-ppc: Add Flag for bctar by Tom Musta · 11 years ago
  87. ce8ca30 target-ppc: Enable frsqrtes on Power7 and Power8 by Tom Musta · 11 years ago
  88. 29a0e4e target-ppc: Add Flag for Power ISA V2.06 Floating Point Test Instructions by Tom Musta · 11 years ago
  89. c738608 target-ppc: Fix and enable fri[mnpz] by Tom Musta · 11 years ago
  90. 1b0bd00 target-ppc: Add Flag for ISA V2.06 Floating Point Conversion by Tom Musta · 11 years ago
  91. 1fa6c53 target-ppc: Add Flag for ISA2.06 Atomic Instructions by Tom Musta · 11 years ago
  92. a824bc1 target-ppc: Add Flag for ISA2.06 Divide Extended Instructions by Tom Musta · 11 years ago
  93. 86ba37e target-ppc: Add ISA2.06 bpermd Instruction by Tom Musta · 11 years ago
  94. dbcc48f target-ppc: VSX Stage 4: Add VSX 2.07 Flag by Tom Musta · 11 years ago
  95. 4e38181 target-ppc: disable unsupported modes for SPR_CTRL/SPR_UCTRL by Alexey Kardashevskiy · 11 years ago
  96. 6cd8712 PPC: KVM: add support for LPCR by Greg Kurz · 11 years ago
  97. 7a7c05d PPC: KVM: fix "set one register" by Alexey Kardashevskiy · 11 years ago
  98. 0dc083f target-ppc: fix Authority Mask Register init value by Alexey Kardashevskiy · 11 years ago
  99. 88ccd23 target-ppc: remove unsupported SPRs from 970 and P5+ by Alexey Kardashevskiy · 11 years ago
  100. 4019491 target-ppc: remove embedded MMU SPRs from 970, P5+/7/7+/8 by Alexey Kardashevskiy · 11 years ago