blob: bb5403754b54718afe3a8d47613a149d416ae416 [file] [log] [blame]
/*
* MIPS CPU interrupt support.
*
*/
#include "hw/hw.h"
/* Stub functions for hardware that don't exist. */
void pic_info(void)
{
}
void irq_info(void)
{
}
static void mips_cpu_irq_handler(void *opaque, int irq, int level)
{
CPUOldState *env = (CPUOldState *)opaque;
int causebit;
if (irq < 0 || 7 < irq)
cpu_abort(env, "mips_pic_cpu_handler: Bad interrupt line %d\n",
irq);
causebit = 0x00000100 << irq;
if (level) {
env->CP0_Cause |= causebit;
cpu_interrupt(ENV_GET_CPU(env), CPU_INTERRUPT_HARD);
} else {
env->CP0_Cause &= ~causebit;
cpu_reset_interrupt(ENV_GET_CPU(env), CPU_INTERRUPT_HARD);
}
}
qemu_irq *mips_cpu_irq_init(CPUOldState *env)
{
return qemu_allocate_irqs(mips_cpu_irq_handler, env, 8);
}