blob: 3890ace120e231f4dae195b86bc585fc7bacb575 [file] [log] [blame]
bellard8977f3c2004-01-05 00:09:06 +00001/*
bellard890fa6b2004-10-07 23:10:29 +00002 * QEMU Floppy disk emulator (Intel 82078)
bellard8977f3c2004-01-05 00:09:06 +00003 *
4 * Copyright (c) 2003 Jocelyn Mayer
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
bellarde80cfcf2004-12-19 23:18:01 +000024/*
25 * The controller is used in Sun4m systems in a slightly different
26 * way. There are changes in DOR register and DMA is not available.
27 */
bellard8977f3c2004-01-05 00:09:06 +000028#include "vl.h"
29
30/********************************************************/
31/* debug Floppy devices */
32//#define DEBUG_FLOPPY
33
34#ifdef DEBUG_FLOPPY
35#define FLOPPY_DPRINTF(fmt, args...) \
36do { printf("FLOPPY: " fmt , ##args); } while (0)
37#else
38#define FLOPPY_DPRINTF(fmt, args...)
39#endif
40
41#define FLOPPY_ERROR(fmt, args...) \
42do { printf("FLOPPY ERROR: %s: " fmt, __func__ , ##args); } while (0)
43
44/********************************************************/
45/* Floppy drive emulation */
46
47/* Will always be a fixed parameter for us */
48#define FD_SECTOR_LEN 512
49#define FD_SECTOR_SC 2 /* Sector size code */
50
51/* Floppy disk drive emulation */
52typedef enum fdisk_type_t {
53 FDRIVE_DISK_288 = 0x01, /* 2.88 MB disk */
54 FDRIVE_DISK_144 = 0x02, /* 1.44 MB disk */
55 FDRIVE_DISK_720 = 0x03, /* 720 kB disk */
bellardbaca51f2004-03-19 23:05:34 +000056 FDRIVE_DISK_USER = 0x04, /* User defined geometry */
57 FDRIVE_DISK_NONE = 0x05, /* No disk */
bellard8977f3c2004-01-05 00:09:06 +000058} fdisk_type_t;
59
60typedef enum fdrive_type_t {
61 FDRIVE_DRV_144 = 0x00, /* 1.44 MB 3"5 drive */
62 FDRIVE_DRV_288 = 0x01, /* 2.88 MB 3"5 drive */
63 FDRIVE_DRV_120 = 0x02, /* 1.2 MB 5"25 drive */
64 FDRIVE_DRV_NONE = 0x03, /* No drive connected */
65} fdrive_type_t;
66
bellardbaca51f2004-03-19 23:05:34 +000067typedef enum fdrive_flags_t {
68 FDRIVE_MOTOR_ON = 0x01, /* motor on/off */
69 FDRIVE_REVALIDATE = 0x02, /* Revalidated */
70} fdrive_flags_t;
71
72typedef enum fdisk_flags_t {
73 FDISK_DBL_SIDES = 0x01,
74} fdisk_flags_t;
75
bellard8977f3c2004-01-05 00:09:06 +000076typedef struct fdrive_t {
77 BlockDriverState *bs;
78 /* Drive status */
79 fdrive_type_t drive;
bellardbaca51f2004-03-19 23:05:34 +000080 fdrive_flags_t drflags;
bellard8977f3c2004-01-05 00:09:06 +000081 uint8_t perpendicular; /* 2.88 MB access mode */
bellard8977f3c2004-01-05 00:09:06 +000082 /* Position */
83 uint8_t head;
84 uint8_t track;
85 uint8_t sect;
86 /* Last operation status */
87 uint8_t dir; /* Direction */
88 uint8_t rw; /* Read/write */
89 /* Media */
bellardbaca51f2004-03-19 23:05:34 +000090 fdisk_flags_t flags;
bellard8977f3c2004-01-05 00:09:06 +000091 uint8_t last_sect; /* Nb sector per track */
92 uint8_t max_track; /* Nb of tracks */
bellardbaca51f2004-03-19 23:05:34 +000093 uint16_t bps; /* Bytes per sector */
bellard8977f3c2004-01-05 00:09:06 +000094 uint8_t ro; /* Is read-only */
95} fdrive_t;
96
bellardcaed8802004-03-14 21:40:43 +000097static void fd_init (fdrive_t *drv, BlockDriverState *bs)
bellard8977f3c2004-01-05 00:09:06 +000098{
99 /* Drive */
bellardcaed8802004-03-14 21:40:43 +0000100 drv->bs = bs;
bellardb9397772004-05-12 22:07:40 +0000101 drv->drive = FDRIVE_DRV_NONE;
bellardbaca51f2004-03-19 23:05:34 +0000102 drv->drflags = 0;
bellard8977f3c2004-01-05 00:09:06 +0000103 drv->perpendicular = 0;
bellard8977f3c2004-01-05 00:09:06 +0000104 /* Disk */
bellardbaca51f2004-03-19 23:05:34 +0000105 drv->last_sect = 0;
bellard8977f3c2004-01-05 00:09:06 +0000106 drv->max_track = 0;
107}
108
109static int _fd_sector (uint8_t head, uint8_t track,
110 uint8_t sect, uint8_t last_sect)
111{
112 return (((track * 2) + head) * last_sect) + sect - 1;
113}
114
115/* Returns current position, in sectors, for given drive */
116static int fd_sector (fdrive_t *drv)
117{
118 return _fd_sector(drv->head, drv->track, drv->sect, drv->last_sect);
119}
120
121static int fd_seek (fdrive_t *drv, uint8_t head, uint8_t track, uint8_t sect,
122 int enable_seek)
123{
124 uint32_t sector;
bellardbaca51f2004-03-19 23:05:34 +0000125 int ret;
bellard8977f3c2004-01-05 00:09:06 +0000126
bellardbaca51f2004-03-19 23:05:34 +0000127 if (track > drv->max_track ||
128 (head != 0 && (drv->flags & FDISK_DBL_SIDES) == 0)) {
bellarded5fd2c2004-05-08 13:14:18 +0000129 FLOPPY_DPRINTF("try to read %d %02x %02x (max=%d %d %02x %02x)\n",
130 head, track, sect, 1,
131 (drv->flags & FDISK_DBL_SIDES) == 0 ? 0 : 1,
132 drv->max_track, drv->last_sect);
bellard8977f3c2004-01-05 00:09:06 +0000133 return 2;
134 }
135 if (sect > drv->last_sect) {
bellarded5fd2c2004-05-08 13:14:18 +0000136 FLOPPY_DPRINTF("try to read %d %02x %02x (max=%d %d %02x %02x)\n",
137 head, track, sect, 1,
138 (drv->flags & FDISK_DBL_SIDES) == 0 ? 0 : 1,
139 drv->max_track, drv->last_sect);
bellard8977f3c2004-01-05 00:09:06 +0000140 return 3;
141 }
142 sector = _fd_sector(head, track, sect, drv->last_sect);
bellardbaca51f2004-03-19 23:05:34 +0000143 ret = 0;
bellard8977f3c2004-01-05 00:09:06 +0000144 if (sector != fd_sector(drv)) {
145#if 0
146 if (!enable_seek) {
147 FLOPPY_ERROR("no implicit seek %d %02x %02x (max=%d %02x %02x)\n",
148 head, track, sect, 1, drv->max_track, drv->last_sect);
149 return 4;
150 }
151#endif
152 drv->head = head;
bellardbaca51f2004-03-19 23:05:34 +0000153 if (drv->track != track)
154 ret = 1;
bellard8977f3c2004-01-05 00:09:06 +0000155 drv->track = track;
156 drv->sect = sect;
bellard8977f3c2004-01-05 00:09:06 +0000157 }
158
bellardbaca51f2004-03-19 23:05:34 +0000159 return ret;
bellard8977f3c2004-01-05 00:09:06 +0000160}
161
162/* Set drive back to track 0 */
163static void fd_recalibrate (fdrive_t *drv)
164{
165 FLOPPY_DPRINTF("recalibrate\n");
166 drv->head = 0;
167 drv->track = 0;
168 drv->sect = 1;
169 drv->dir = 1;
170 drv->rw = 0;
171}
172
bellarda541f292004-04-12 20:39:29 +0000173/* Recognize floppy formats */
174typedef struct fd_format_t {
175 fdrive_type_t drive;
176 fdisk_type_t disk;
177 uint8_t last_sect;
178 uint8_t max_track;
179 uint8_t max_head;
180 const unsigned char *str;
181} fd_format_t;
182
183static fd_format_t fd_formats[] = {
184 /* First entry is default format */
185 /* 1.44 MB 3"1/2 floppy disks */
186 { FDRIVE_DRV_144, FDRIVE_DISK_144, 18, 80, 1, "1.44 MB 3\"1/2", },
187 { FDRIVE_DRV_144, FDRIVE_DISK_144, 20, 80, 1, "1.6 MB 3\"1/2", },
188 { FDRIVE_DRV_144, FDRIVE_DISK_144, 21, 80, 1, "1.68 MB 3\"1/2", },
189 { FDRIVE_DRV_144, FDRIVE_DISK_144, 21, 82, 1, "1.72 MB 3\"1/2", },
190 { FDRIVE_DRV_144, FDRIVE_DISK_144, 21, 83, 1, "1.74 MB 3\"1/2", },
191 { FDRIVE_DRV_144, FDRIVE_DISK_144, 22, 80, 1, "1.76 MB 3\"1/2", },
192 { FDRIVE_DRV_144, FDRIVE_DISK_144, 23, 80, 1, "1.84 MB 3\"1/2", },
193 { FDRIVE_DRV_144, FDRIVE_DISK_144, 24, 80, 1, "1.92 MB 3\"1/2", },
194 /* 2.88 MB 3"1/2 floppy disks */
195 { FDRIVE_DRV_288, FDRIVE_DISK_288, 36, 80, 1, "2.88 MB 3\"1/2", },
196 { FDRIVE_DRV_288, FDRIVE_DISK_288, 39, 80, 1, "3.12 MB 3\"1/2", },
197 { FDRIVE_DRV_288, FDRIVE_DISK_288, 40, 80, 1, "3.2 MB 3\"1/2", },
198 { FDRIVE_DRV_288, FDRIVE_DISK_288, 44, 80, 1, "3.52 MB 3\"1/2", },
199 { FDRIVE_DRV_288, FDRIVE_DISK_288, 48, 80, 1, "3.84 MB 3\"1/2", },
200 /* 720 kB 3"1/2 floppy disks */
201 { FDRIVE_DRV_144, FDRIVE_DISK_720, 9, 80, 1, "720 kB 3\"1/2", },
202 { FDRIVE_DRV_144, FDRIVE_DISK_720, 10, 80, 1, "800 kB 3\"1/2", },
203 { FDRIVE_DRV_144, FDRIVE_DISK_720, 10, 82, 1, "820 kB 3\"1/2", },
204 { FDRIVE_DRV_144, FDRIVE_DISK_720, 10, 83, 1, "830 kB 3\"1/2", },
205 { FDRIVE_DRV_144, FDRIVE_DISK_720, 13, 80, 1, "1.04 MB 3\"1/2", },
206 { FDRIVE_DRV_144, FDRIVE_DISK_720, 14, 80, 1, "1.12 MB 3\"1/2", },
207 /* 1.2 MB 5"1/4 floppy disks */
208 { FDRIVE_DRV_120, FDRIVE_DISK_288, 15, 80, 1, "1.2 kB 5\"1/4", },
209 { FDRIVE_DRV_120, FDRIVE_DISK_288, 18, 80, 1, "1.44 MB 5\"1/4", },
210 { FDRIVE_DRV_120, FDRIVE_DISK_288, 18, 82, 1, "1.48 MB 5\"1/4", },
211 { FDRIVE_DRV_120, FDRIVE_DISK_288, 18, 83, 1, "1.49 MB 5\"1/4", },
212 { FDRIVE_DRV_120, FDRIVE_DISK_288, 20, 80, 1, "1.6 MB 5\"1/4", },
213 /* 720 kB 5"1/4 floppy disks */
214 { FDRIVE_DRV_120, FDRIVE_DISK_288, 9, 80, 1, "720 kB 5\"1/4", },
215 { FDRIVE_DRV_120, FDRIVE_DISK_288, 11, 80, 1, "880 kB 5\"1/4", },
216 /* 360 kB 5"1/4 floppy disks */
217 { FDRIVE_DRV_120, FDRIVE_DISK_288, 9, 40, 1, "360 kB 5\"1/4", },
218 { FDRIVE_DRV_120, FDRIVE_DISK_288, 9, 40, 0, "180 kB 5\"1/4", },
219 { FDRIVE_DRV_120, FDRIVE_DISK_288, 10, 41, 1, "410 kB 5\"1/4", },
220 { FDRIVE_DRV_120, FDRIVE_DISK_288, 10, 42, 1, "420 kB 5\"1/4", },
221 /* 320 kB 5"1/4 floppy disks */
222 { FDRIVE_DRV_120, FDRIVE_DISK_288, 8, 40, 1, "320 kB 5\"1/4", },
223 { FDRIVE_DRV_120, FDRIVE_DISK_288, 8, 40, 0, "160 kB 5\"1/4", },
224 /* 360 kB must match 5"1/4 better than 3"1/2... */
225 { FDRIVE_DRV_144, FDRIVE_DISK_720, 9, 80, 0, "360 kB 3\"1/2", },
226 /* end */
227 { FDRIVE_DRV_NONE, FDRIVE_DISK_NONE, -1, -1, 0, NULL, },
228};
229
bellard8977f3c2004-01-05 00:09:06 +0000230/* Revalidate a disk drive after a disk change */
bellardcaed8802004-03-14 21:40:43 +0000231static void fd_revalidate (fdrive_t *drv)
bellard8977f3c2004-01-05 00:09:06 +0000232{
bellarda541f292004-04-12 20:39:29 +0000233 fd_format_t *parse;
234 int64_t nb_sectors, size;
235 int i, first_match, match;
bellardbaca51f2004-03-19 23:05:34 +0000236 int nb_heads, max_track, last_sect, ro;
bellard8977f3c2004-01-05 00:09:06 +0000237
238 FLOPPY_DPRINTF("revalidate\n");
bellardbaca51f2004-03-19 23:05:34 +0000239 drv->drflags &= ~FDRIVE_REVALIDATE;
bellarda541f292004-04-12 20:39:29 +0000240 if (drv->bs != NULL && bdrv_is_inserted(drv->bs)) {
bellardbaca51f2004-03-19 23:05:34 +0000241 ro = bdrv_is_read_only(drv->bs);
bellarda541f292004-04-12 20:39:29 +0000242 bdrv_get_geometry_hint(drv->bs, &nb_heads, &max_track, &last_sect);
bellardbaca51f2004-03-19 23:05:34 +0000243 if (nb_heads != 0 && max_track != 0 && last_sect != 0) {
bellarded5fd2c2004-05-08 13:14:18 +0000244 FLOPPY_DPRINTF("User defined disk (%d %d %d)",
245 nb_heads - 1, max_track, last_sect);
bellarda541f292004-04-12 20:39:29 +0000246 } else {
247 bdrv_get_geometry(drv->bs, &nb_sectors);
248 match = -1;
249 first_match = -1;
250 for (i = 0;; i++) {
251 parse = &fd_formats[i];
252 if (parse->drive == FDRIVE_DRV_NONE)
253 break;
254 if (drv->drive == parse->drive ||
255 drv->drive == FDRIVE_DRV_NONE) {
256 size = (parse->max_head + 1) * parse->max_track *
257 parse->last_sect;
258 if (nb_sectors == size) {
259 match = i;
260 break;
261 }
262 if (first_match == -1)
263 first_match = i;
264 }
265 }
266 if (match == -1) {
267 if (first_match == -1)
268 match = 1;
269 else
270 match = first_match;
271 parse = &fd_formats[match];
272 }
273 nb_heads = parse->max_head + 1;
274 max_track = parse->max_track;
275 last_sect = parse->last_sect;
276 drv->drive = parse->drive;
bellarded5fd2c2004-05-08 13:14:18 +0000277 FLOPPY_DPRINTF("%s floppy disk (%d h %d t %d s) %s\n", parse->str,
278 nb_heads, max_track, last_sect, ro ? "ro" : "rw");
bellarda541f292004-04-12 20:39:29 +0000279 }
bellardbaca51f2004-03-19 23:05:34 +0000280 if (nb_heads == 1) {
281 drv->flags &= ~FDISK_DBL_SIDES;
282 } else {
283 drv->flags |= FDISK_DBL_SIDES;
284 }
285 drv->max_track = max_track;
286 drv->last_sect = last_sect;
bellardbaca51f2004-03-19 23:05:34 +0000287 drv->ro = ro;
288 } else {
bellarded5fd2c2004-05-08 13:14:18 +0000289 FLOPPY_DPRINTF("No disk in drive\n");
bellardbaca51f2004-03-19 23:05:34 +0000290 drv->last_sect = 0;
291 drv->max_track = 0;
292 drv->flags &= ~FDISK_DBL_SIDES;
293 }
294 drv->drflags |= FDRIVE_REVALIDATE;
bellardcaed8802004-03-14 21:40:43 +0000295}
296
bellard8977f3c2004-01-05 00:09:06 +0000297/* Motor control */
298static void fd_start (fdrive_t *drv)
299{
bellardbaca51f2004-03-19 23:05:34 +0000300 drv->drflags |= FDRIVE_MOTOR_ON;
bellard8977f3c2004-01-05 00:09:06 +0000301}
302
303static void fd_stop (fdrive_t *drv)
304{
bellardbaca51f2004-03-19 23:05:34 +0000305 drv->drflags &= ~FDRIVE_MOTOR_ON;
bellard8977f3c2004-01-05 00:09:06 +0000306}
307
308/* Re-initialise a drives (motor off, repositioned) */
309static void fd_reset (fdrive_t *drv)
310{
311 fd_stop(drv);
312 fd_recalibrate(drv);
313}
314
315/********************************************************/
bellard4b19ec02004-10-09 16:44:33 +0000316/* Intel 82078 floppy disk controller emulation */
bellard8977f3c2004-01-05 00:09:06 +0000317
bellardbaca51f2004-03-19 23:05:34 +0000318static void fdctrl_reset (fdctrl_t *fdctrl, int do_irq);
319static void fdctrl_reset_fifo (fdctrl_t *fdctrl);
bellard85571bc2004-11-07 18:04:02 +0000320static int fdctrl_transfer_handler (void *opaque, int nchan,
321 int dma_pos, int dma_len);
bellardbaca51f2004-03-19 23:05:34 +0000322static void fdctrl_raise_irq (fdctrl_t *fdctrl, uint8_t status);
bellarded5fd2c2004-05-08 13:14:18 +0000323static void fdctrl_result_timer(void *opaque);
bellard8977f3c2004-01-05 00:09:06 +0000324
bellardbaca51f2004-03-19 23:05:34 +0000325static uint32_t fdctrl_read_statusB (fdctrl_t *fdctrl);
326static uint32_t fdctrl_read_dor (fdctrl_t *fdctrl);
327static void fdctrl_write_dor (fdctrl_t *fdctrl, uint32_t value);
328static uint32_t fdctrl_read_tape (fdctrl_t *fdctrl);
329static void fdctrl_write_tape (fdctrl_t *fdctrl, uint32_t value);
330static uint32_t fdctrl_read_main_status (fdctrl_t *fdctrl);
331static void fdctrl_write_rate (fdctrl_t *fdctrl, uint32_t value);
332static uint32_t fdctrl_read_data (fdctrl_t *fdctrl);
333static void fdctrl_write_data (fdctrl_t *fdctrl, uint32_t value);
334static uint32_t fdctrl_read_dir (fdctrl_t *fdctrl);
bellard8977f3c2004-01-05 00:09:06 +0000335
336enum {
bellarded5fd2c2004-05-08 13:14:18 +0000337 FD_CTRL_ACTIVE = 0x01, /* XXX: suppress that */
bellard8977f3c2004-01-05 00:09:06 +0000338 FD_CTRL_RESET = 0x02,
bellarded5fd2c2004-05-08 13:14:18 +0000339 FD_CTRL_SLEEP = 0x04, /* XXX: suppress that */
340 FD_CTRL_BUSY = 0x08, /* dma transfer in progress */
bellard8977f3c2004-01-05 00:09:06 +0000341 FD_CTRL_INTR = 0x10,
342};
343
344enum {
345 FD_DIR_WRITE = 0,
346 FD_DIR_READ = 1,
347 FD_DIR_SCANE = 2,
348 FD_DIR_SCANL = 3,
349 FD_DIR_SCANH = 4,
350};
351
352enum {
353 FD_STATE_CMD = 0x00,
354 FD_STATE_STATUS = 0x01,
355 FD_STATE_DATA = 0x02,
356 FD_STATE_STATE = 0x03,
357 FD_STATE_MULTI = 0x10,
358 FD_STATE_SEEK = 0x20,
bellardbaca51f2004-03-19 23:05:34 +0000359 FD_STATE_FORMAT = 0x40,
bellard8977f3c2004-01-05 00:09:06 +0000360};
361
362#define FD_STATE(state) ((state) & FD_STATE_STATE)
bellardbaca51f2004-03-19 23:05:34 +0000363#define FD_SET_STATE(state, new_state) \
364do { (state) = ((state) & ~FD_STATE_STATE) | (new_state); } while (0)
bellard8977f3c2004-01-05 00:09:06 +0000365#define FD_MULTI_TRACK(state) ((state) & FD_STATE_MULTI)
366#define FD_DID_SEEK(state) ((state) & FD_STATE_SEEK)
bellardbaca51f2004-03-19 23:05:34 +0000367#define FD_FORMAT_CMD(state) ((state) & FD_STATE_FORMAT)
bellard8977f3c2004-01-05 00:09:06 +0000368
bellardbaca51f2004-03-19 23:05:34 +0000369struct fdctrl_t {
370 fdctrl_t *fdctrl;
bellard4b19ec02004-10-09 16:44:33 +0000371 /* Controller's identification */
bellard8977f3c2004-01-05 00:09:06 +0000372 uint8_t version;
373 /* HW */
374 int irq_lvl;
375 int dma_chann;
bellardbaca51f2004-03-19 23:05:34 +0000376 uint32_t io_base;
bellard4b19ec02004-10-09 16:44:33 +0000377 /* Controller state */
bellarded5fd2c2004-05-08 13:14:18 +0000378 QEMUTimer *result_timer;
bellard8977f3c2004-01-05 00:09:06 +0000379 uint8_t state;
380 uint8_t dma_en;
381 uint8_t cur_drv;
382 uint8_t bootsel;
383 /* Command FIFO */
384 uint8_t fifo[FD_SECTOR_LEN];
385 uint32_t data_pos;
386 uint32_t data_len;
387 uint8_t data_state;
388 uint8_t data_dir;
389 uint8_t int_status;
bellard890fa6b2004-10-07 23:10:29 +0000390 uint8_t eot; /* last wanted sector */
bellard8977f3c2004-01-05 00:09:06 +0000391 /* States kept only to be returned back */
392 /* Timers state */
393 uint8_t timer0;
394 uint8_t timer1;
395 /* precompensation */
396 uint8_t precomp_trk;
397 uint8_t config;
398 uint8_t lock;
399 /* Power down config (also with status regB access mode */
400 uint8_t pwrd;
401 /* Floppy drives */
402 fdrive_t drives[2];
bellardbaca51f2004-03-19 23:05:34 +0000403};
bellard8977f3c2004-01-05 00:09:06 +0000404
bellardbaca51f2004-03-19 23:05:34 +0000405static uint32_t fdctrl_read (void *opaque, uint32_t reg)
bellard8977f3c2004-01-05 00:09:06 +0000406{
bellardbaca51f2004-03-19 23:05:34 +0000407 fdctrl_t *fdctrl = opaque;
408 uint32_t retval;
409
bellarda541f292004-04-12 20:39:29 +0000410 switch (reg & 0x07) {
bellard6f7e9ae2005-03-13 09:43:36 +0000411#ifdef TARGET_SPARC
412 case 0x00:
413 // Identify to Linux as S82078B
414 retval = fdctrl_read_statusB(fdctrl);
415 break;
416#endif
bellarda541f292004-04-12 20:39:29 +0000417 case 0x01:
bellardbaca51f2004-03-19 23:05:34 +0000418 retval = fdctrl_read_statusB(fdctrl);
bellarda541f292004-04-12 20:39:29 +0000419 break;
420 case 0x02:
bellardbaca51f2004-03-19 23:05:34 +0000421 retval = fdctrl_read_dor(fdctrl);
bellarda541f292004-04-12 20:39:29 +0000422 break;
423 case 0x03:
bellardbaca51f2004-03-19 23:05:34 +0000424 retval = fdctrl_read_tape(fdctrl);
bellarda541f292004-04-12 20:39:29 +0000425 break;
426 case 0x04:
bellardbaca51f2004-03-19 23:05:34 +0000427 retval = fdctrl_read_main_status(fdctrl);
bellarda541f292004-04-12 20:39:29 +0000428 break;
429 case 0x05:
bellardbaca51f2004-03-19 23:05:34 +0000430 retval = fdctrl_read_data(fdctrl);
bellarda541f292004-04-12 20:39:29 +0000431 break;
432 case 0x07:
bellardbaca51f2004-03-19 23:05:34 +0000433 retval = fdctrl_read_dir(fdctrl);
bellarda541f292004-04-12 20:39:29 +0000434 break;
435 default:
bellardbaca51f2004-03-19 23:05:34 +0000436 retval = (uint32_t)(-1);
bellarda541f292004-04-12 20:39:29 +0000437 break;
438 }
bellarded5fd2c2004-05-08 13:14:18 +0000439 FLOPPY_DPRINTF("read reg%d: 0x%02x\n", reg & 7, retval);
bellardbaca51f2004-03-19 23:05:34 +0000440
441 return retval;
442}
443
444static void fdctrl_write (void *opaque, uint32_t reg, uint32_t value)
445{
446 fdctrl_t *fdctrl = opaque;
447
bellarded5fd2c2004-05-08 13:14:18 +0000448 FLOPPY_DPRINTF("write reg%d: 0x%02x\n", reg & 7, value);
449
bellarda541f292004-04-12 20:39:29 +0000450 switch (reg & 0x07) {
451 case 0x02:
bellardbaca51f2004-03-19 23:05:34 +0000452 fdctrl_write_dor(fdctrl, value);
bellarda541f292004-04-12 20:39:29 +0000453 break;
454 case 0x03:
bellardbaca51f2004-03-19 23:05:34 +0000455 fdctrl_write_tape(fdctrl, value);
bellarda541f292004-04-12 20:39:29 +0000456 break;
457 case 0x04:
bellardbaca51f2004-03-19 23:05:34 +0000458 fdctrl_write_rate(fdctrl, value);
bellarda541f292004-04-12 20:39:29 +0000459 break;
460 case 0x05:
bellardbaca51f2004-03-19 23:05:34 +0000461 fdctrl_write_data(fdctrl, value);
bellarda541f292004-04-12 20:39:29 +0000462 break;
463 default:
464 break;
465 }
bellardbaca51f2004-03-19 23:05:34 +0000466}
467
bellard62a46c62005-01-03 23:28:27 +0000468static uint32_t fdctrl_read_mem (void *opaque, target_phys_addr_t reg)
469{
470 return fdctrl_read(opaque, reg);
471}
472
473static void fdctrl_write_mem (void *opaque,
474 target_phys_addr_t reg, uint32_t value)
475{
476 fdctrl_write(opaque, reg, value);
477}
478
bellarde80cfcf2004-12-19 23:18:01 +0000479static CPUReadMemoryFunc *fdctrl_mem_read[3] = {
bellard62a46c62005-01-03 23:28:27 +0000480 fdctrl_read_mem,
481 fdctrl_read_mem,
482 fdctrl_read_mem,
bellarde80cfcf2004-12-19 23:18:01 +0000483};
484
485static CPUWriteMemoryFunc *fdctrl_mem_write[3] = {
bellard62a46c62005-01-03 23:28:27 +0000486 fdctrl_write_mem,
487 fdctrl_write_mem,
488 fdctrl_write_mem,
bellarde80cfcf2004-12-19 23:18:01 +0000489};
490
bellardbaca51f2004-03-19 23:05:34 +0000491static void fd_change_cb (void *opaque)
492{
493 fdrive_t *drv = opaque;
494
495 FLOPPY_DPRINTF("disk change\n");
bellardbaca51f2004-03-19 23:05:34 +0000496 fd_revalidate(drv);
497#if 0
498 fd_recalibrate(drv);
499 fdctrl_reset_fifo(drv->fdctrl);
500 fdctrl_raise_irq(drv->fdctrl, 0x20);
501#endif
502}
503
504fdctrl_t *fdctrl_init (int irq_lvl, int dma_chann, int mem_mapped,
505 uint32_t io_base,
506 BlockDriverState **fds)
507{
508 fdctrl_t *fdctrl;
bellarde80cfcf2004-12-19 23:18:01 +0000509 int io_mem;
bellard8977f3c2004-01-05 00:09:06 +0000510 int i;
511
bellard4b19ec02004-10-09 16:44:33 +0000512 FLOPPY_DPRINTF("init controller\n");
bellardbaca51f2004-03-19 23:05:34 +0000513 fdctrl = qemu_mallocz(sizeof(fdctrl_t));
514 if (!fdctrl)
515 return NULL;
bellarded5fd2c2004-05-08 13:14:18 +0000516 fdctrl->result_timer = qemu_new_timer(vm_clock,
517 fdctrl_result_timer, fdctrl);
518
bellard4b19ec02004-10-09 16:44:33 +0000519 fdctrl->version = 0x90; /* Intel 82078 controller */
bellardbaca51f2004-03-19 23:05:34 +0000520 fdctrl->irq_lvl = irq_lvl;
521 fdctrl->dma_chann = dma_chann;
522 fdctrl->io_base = io_base;
bellarda541f292004-04-12 20:39:29 +0000523 fdctrl->config = 0x60; /* Implicit seek, polling & FIFO enabled */
bellardbaca51f2004-03-19 23:05:34 +0000524 if (fdctrl->dma_chann != -1) {
525 fdctrl->dma_en = 1;
526 DMA_register_channel(dma_chann, &fdctrl_transfer_handler, fdctrl);
bellard8977f3c2004-01-05 00:09:06 +0000527 } else {
bellardbaca51f2004-03-19 23:05:34 +0000528 fdctrl->dma_en = 0;
bellard8977f3c2004-01-05 00:09:06 +0000529 }
bellardbaca51f2004-03-19 23:05:34 +0000530 for (i = 0; i < 2; i++) {
531 fd_init(&fdctrl->drives[i], fds[i]);
532 if (fds[i]) {
533 bdrv_set_change_cb(fds[i],
534 &fd_change_cb, &fdctrl->drives[i]);
535 }
bellardcaed8802004-03-14 21:40:43 +0000536 }
bellardbaca51f2004-03-19 23:05:34 +0000537 fdctrl_reset(fdctrl, 0);
538 fdctrl->state = FD_CTRL_ACTIVE;
bellard8977f3c2004-01-05 00:09:06 +0000539 if (mem_mapped) {
bellarde80cfcf2004-12-19 23:18:01 +0000540 io_mem = cpu_register_io_memory(0, fdctrl_mem_read, fdctrl_mem_write, fdctrl);
541 cpu_register_physical_memory(io_base, 0x08, io_mem);
bellard8977f3c2004-01-05 00:09:06 +0000542 } else {
bellardbaca51f2004-03-19 23:05:34 +0000543 register_ioport_read(io_base + 0x01, 5, 1, &fdctrl_read, fdctrl);
544 register_ioport_read(io_base + 0x07, 1, 1, &fdctrl_read, fdctrl);
545 register_ioport_write(io_base + 0x01, 5, 1, &fdctrl_write, fdctrl);
546 register_ioport_write(io_base + 0x07, 1, 1, &fdctrl_write, fdctrl);
bellard8977f3c2004-01-05 00:09:06 +0000547 }
bellarda541f292004-04-12 20:39:29 +0000548 for (i = 0; i < 2; i++) {
bellardbaca51f2004-03-19 23:05:34 +0000549 fd_revalidate(&fdctrl->drives[i]);
bellardcaed8802004-03-14 21:40:43 +0000550 }
bellarda541f292004-04-12 20:39:29 +0000551
bellardbaca51f2004-03-19 23:05:34 +0000552 return fdctrl;
bellard8977f3c2004-01-05 00:09:06 +0000553}
554
bellardbaca51f2004-03-19 23:05:34 +0000555/* XXX: may change if moved to bdrv */
556int fdctrl_get_drive_type(fdctrl_t *fdctrl, int drive_num)
bellard8977f3c2004-01-05 00:09:06 +0000557{
bellardbaca51f2004-03-19 23:05:34 +0000558 return fdctrl->drives[drive_num].drive;
bellard8977f3c2004-01-05 00:09:06 +0000559}
560
561/* Change IRQ state */
bellardbaca51f2004-03-19 23:05:34 +0000562static void fdctrl_reset_irq (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +0000563{
bellarded5fd2c2004-05-08 13:14:18 +0000564 FLOPPY_DPRINTF("Reset interrupt\n");
565 pic_set_irq(fdctrl->irq_lvl, 0);
566 fdctrl->state &= ~FD_CTRL_INTR;
bellard8977f3c2004-01-05 00:09:06 +0000567}
568
bellardbaca51f2004-03-19 23:05:34 +0000569static void fdctrl_raise_irq (fdctrl_t *fdctrl, uint8_t status)
bellard8977f3c2004-01-05 00:09:06 +0000570{
bellard6f7e9ae2005-03-13 09:43:36 +0000571#ifdef TARGET_SPARC
572 // Sparc mutation
573 if (!fdctrl->dma_en) {
574 fdctrl->state &= ~FD_CTRL_BUSY;
575 fdctrl->int_status = status;
576 return;
577 }
578#endif
bellardbaca51f2004-03-19 23:05:34 +0000579 if (~(fdctrl->state & FD_CTRL_INTR)) {
580 pic_set_irq(fdctrl->irq_lvl, 1);
581 fdctrl->state |= FD_CTRL_INTR;
bellard8977f3c2004-01-05 00:09:06 +0000582 }
583 FLOPPY_DPRINTF("Set interrupt status to 0x%02x\n", status);
bellardbaca51f2004-03-19 23:05:34 +0000584 fdctrl->int_status = status;
bellard8977f3c2004-01-05 00:09:06 +0000585}
586
bellard4b19ec02004-10-09 16:44:33 +0000587/* Reset controller */
bellardbaca51f2004-03-19 23:05:34 +0000588static void fdctrl_reset (fdctrl_t *fdctrl, int do_irq)
bellard8977f3c2004-01-05 00:09:06 +0000589{
590 int i;
591
bellard4b19ec02004-10-09 16:44:33 +0000592 FLOPPY_DPRINTF("reset controller\n");
bellardbaca51f2004-03-19 23:05:34 +0000593 fdctrl_reset_irq(fdctrl);
bellard4b19ec02004-10-09 16:44:33 +0000594 /* Initialise controller */
bellardbaca51f2004-03-19 23:05:34 +0000595 fdctrl->cur_drv = 0;
bellard8977f3c2004-01-05 00:09:06 +0000596 /* FIFO state */
bellardbaca51f2004-03-19 23:05:34 +0000597 fdctrl->data_pos = 0;
598 fdctrl->data_len = 0;
599 fdctrl->data_state = FD_STATE_CMD;
600 fdctrl->data_dir = FD_DIR_WRITE;
bellard8977f3c2004-01-05 00:09:06 +0000601 for (i = 0; i < MAX_FD; i++)
bellardbaca51f2004-03-19 23:05:34 +0000602 fd_reset(&fdctrl->drives[i]);
603 fdctrl_reset_fifo(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +0000604 if (do_irq)
bellarded5fd2c2004-05-08 13:14:18 +0000605 fdctrl_raise_irq(fdctrl, 0xc0);
bellardbaca51f2004-03-19 23:05:34 +0000606}
607
608static inline fdrive_t *drv0 (fdctrl_t *fdctrl)
609{
610 return &fdctrl->drives[fdctrl->bootsel];
611}
612
613static inline fdrive_t *drv1 (fdctrl_t *fdctrl)
614{
615 return &fdctrl->drives[1 - fdctrl->bootsel];
616}
617
618static fdrive_t *get_cur_drv (fdctrl_t *fdctrl)
619{
620 return fdctrl->cur_drv == 0 ? drv0(fdctrl) : drv1(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +0000621}
622
623/* Status B register : 0x01 (read-only) */
bellardbaca51f2004-03-19 23:05:34 +0000624static uint32_t fdctrl_read_statusB (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +0000625{
bellard8977f3c2004-01-05 00:09:06 +0000626 FLOPPY_DPRINTF("status register: 0x00\n");
bellard8977f3c2004-01-05 00:09:06 +0000627 return 0;
628}
629
630/* Digital output register : 0x02 */
bellardbaca51f2004-03-19 23:05:34 +0000631static uint32_t fdctrl_read_dor (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +0000632{
bellard8977f3c2004-01-05 00:09:06 +0000633 uint32_t retval = 0;
634
bellard8977f3c2004-01-05 00:09:06 +0000635 /* Drive motors state indicators */
bellardbaca51f2004-03-19 23:05:34 +0000636 if (drv0(fdctrl)->drflags & FDRIVE_MOTOR_ON)
637 retval |= 1 << 5;
638 if (drv1(fdctrl)->drflags & FDRIVE_MOTOR_ON)
639 retval |= 1 << 4;
bellard8977f3c2004-01-05 00:09:06 +0000640 /* DMA enable */
bellardbaca51f2004-03-19 23:05:34 +0000641 retval |= fdctrl->dma_en << 3;
bellard8977f3c2004-01-05 00:09:06 +0000642 /* Reset indicator */
bellardbaca51f2004-03-19 23:05:34 +0000643 retval |= (fdctrl->state & FD_CTRL_RESET) == 0 ? 0x04 : 0;
bellard8977f3c2004-01-05 00:09:06 +0000644 /* Selected drive */
bellardbaca51f2004-03-19 23:05:34 +0000645 retval |= fdctrl->cur_drv;
bellard8977f3c2004-01-05 00:09:06 +0000646 FLOPPY_DPRINTF("digital output register: 0x%02x\n", retval);
647
648 return retval;
649}
650
bellardbaca51f2004-03-19 23:05:34 +0000651static void fdctrl_write_dor (fdctrl_t *fdctrl, uint32_t value)
bellard8977f3c2004-01-05 00:09:06 +0000652{
bellard8977f3c2004-01-05 00:09:06 +0000653 /* Reset mode */
bellardbaca51f2004-03-19 23:05:34 +0000654 if (fdctrl->state & FD_CTRL_RESET) {
bellard8977f3c2004-01-05 00:09:06 +0000655 if (!(value & 0x04)) {
bellard4b19ec02004-10-09 16:44:33 +0000656 FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
bellard8977f3c2004-01-05 00:09:06 +0000657 return;
658 }
659 }
660 FLOPPY_DPRINTF("digital output register set to 0x%02x\n", value);
661 /* Drive motors state indicators */
662 if (value & 0x20)
bellardbaca51f2004-03-19 23:05:34 +0000663 fd_start(drv1(fdctrl));
bellard8977f3c2004-01-05 00:09:06 +0000664 else
bellardbaca51f2004-03-19 23:05:34 +0000665 fd_stop(drv1(fdctrl));
bellard8977f3c2004-01-05 00:09:06 +0000666 if (value & 0x10)
bellardbaca51f2004-03-19 23:05:34 +0000667 fd_start(drv0(fdctrl));
bellard8977f3c2004-01-05 00:09:06 +0000668 else
bellardbaca51f2004-03-19 23:05:34 +0000669 fd_stop(drv0(fdctrl));
bellard8977f3c2004-01-05 00:09:06 +0000670 /* DMA enable */
671#if 0
bellardbaca51f2004-03-19 23:05:34 +0000672 if (fdctrl->dma_chann != -1)
673 fdctrl->dma_en = 1 - ((value >> 3) & 1);
bellard8977f3c2004-01-05 00:09:06 +0000674#endif
675 /* Reset */
676 if (!(value & 0x04)) {
bellardbaca51f2004-03-19 23:05:34 +0000677 if (!(fdctrl->state & FD_CTRL_RESET)) {
bellard4b19ec02004-10-09 16:44:33 +0000678 FLOPPY_DPRINTF("controller enter RESET state\n");
bellardbaca51f2004-03-19 23:05:34 +0000679 fdctrl->state |= FD_CTRL_RESET;
bellard8977f3c2004-01-05 00:09:06 +0000680 }
681 } else {
bellardbaca51f2004-03-19 23:05:34 +0000682 if (fdctrl->state & FD_CTRL_RESET) {
bellard4b19ec02004-10-09 16:44:33 +0000683 FLOPPY_DPRINTF("controller out of RESET state\n");
bellardfb6cf1d2004-05-04 02:04:17 +0000684 fdctrl_reset(fdctrl, 1);
bellardbaca51f2004-03-19 23:05:34 +0000685 fdctrl->state &= ~(FD_CTRL_RESET | FD_CTRL_SLEEP);
bellard8977f3c2004-01-05 00:09:06 +0000686 }
687 }
688 /* Selected drive */
bellardbaca51f2004-03-19 23:05:34 +0000689 fdctrl->cur_drv = value & 1;
bellard8977f3c2004-01-05 00:09:06 +0000690}
691
692/* Tape drive register : 0x03 */
bellardbaca51f2004-03-19 23:05:34 +0000693static uint32_t fdctrl_read_tape (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +0000694{
695 uint32_t retval = 0;
696
bellard8977f3c2004-01-05 00:09:06 +0000697 /* Disk boot selection indicator */
bellardbaca51f2004-03-19 23:05:34 +0000698 retval |= fdctrl->bootsel << 2;
bellard8977f3c2004-01-05 00:09:06 +0000699 /* Tape indicators: never allowed */
700 FLOPPY_DPRINTF("tape drive register: 0x%02x\n", retval);
701
702 return retval;
703}
704
bellardbaca51f2004-03-19 23:05:34 +0000705static void fdctrl_write_tape (fdctrl_t *fdctrl, uint32_t value)
bellard8977f3c2004-01-05 00:09:06 +0000706{
bellard8977f3c2004-01-05 00:09:06 +0000707 /* Reset mode */
bellardbaca51f2004-03-19 23:05:34 +0000708 if (fdctrl->state & FD_CTRL_RESET) {
bellard4b19ec02004-10-09 16:44:33 +0000709 FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
bellard8977f3c2004-01-05 00:09:06 +0000710 return;
711 }
712 FLOPPY_DPRINTF("tape drive register set to 0x%02x\n", value);
713 /* Disk boot selection indicator */
bellardbaca51f2004-03-19 23:05:34 +0000714 fdctrl->bootsel = (value >> 2) & 1;
bellard8977f3c2004-01-05 00:09:06 +0000715 /* Tape indicators: never allow */
716}
717
718/* Main status register : 0x04 (read) */
bellardbaca51f2004-03-19 23:05:34 +0000719static uint32_t fdctrl_read_main_status (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +0000720{
721 uint32_t retval = 0;
722
bellardbaca51f2004-03-19 23:05:34 +0000723 fdctrl->state &= ~(FD_CTRL_SLEEP | FD_CTRL_RESET);
724 if (!(fdctrl->state & FD_CTRL_BUSY)) {
bellard8977f3c2004-01-05 00:09:06 +0000725 /* Data transfer allowed */
726 retval |= 0x80;
727 /* Data transfer direction indicator */
bellardbaca51f2004-03-19 23:05:34 +0000728 if (fdctrl->data_dir == FD_DIR_READ)
bellard8977f3c2004-01-05 00:09:06 +0000729 retval |= 0x40;
730 }
731 /* Should handle 0x20 for SPECIFY command */
732 /* Command busy indicator */
bellardbaca51f2004-03-19 23:05:34 +0000733 if (FD_STATE(fdctrl->data_state) == FD_STATE_DATA ||
734 FD_STATE(fdctrl->data_state) == FD_STATE_STATUS)
bellard8977f3c2004-01-05 00:09:06 +0000735 retval |= 0x10;
736 FLOPPY_DPRINTF("main status register: 0x%02x\n", retval);
737
738 return retval;
739}
740
741/* Data select rate register : 0x04 (write) */
bellardbaca51f2004-03-19 23:05:34 +0000742static void fdctrl_write_rate (fdctrl_t *fdctrl, uint32_t value)
bellard8977f3c2004-01-05 00:09:06 +0000743{
bellard8977f3c2004-01-05 00:09:06 +0000744 /* Reset mode */
bellardbaca51f2004-03-19 23:05:34 +0000745 if (fdctrl->state & FD_CTRL_RESET) {
bellard4b19ec02004-10-09 16:44:33 +0000746 FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
bellard8977f3c2004-01-05 00:09:06 +0000747 return;
748 }
bellard8977f3c2004-01-05 00:09:06 +0000749 FLOPPY_DPRINTF("select rate register set to 0x%02x\n", value);
750 /* Reset: autoclear */
751 if (value & 0x80) {
bellardbaca51f2004-03-19 23:05:34 +0000752 fdctrl->state |= FD_CTRL_RESET;
753 fdctrl_reset(fdctrl, 1);
754 fdctrl->state &= ~FD_CTRL_RESET;
bellard8977f3c2004-01-05 00:09:06 +0000755 }
756 if (value & 0x40) {
bellardbaca51f2004-03-19 23:05:34 +0000757 fdctrl->state |= FD_CTRL_SLEEP;
758 fdctrl_reset(fdctrl, 1);
bellard8977f3c2004-01-05 00:09:06 +0000759 }
760// fdctrl.precomp = (value >> 2) & 0x07;
761}
762
763/* Digital input register : 0x07 (read-only) */
bellardbaca51f2004-03-19 23:05:34 +0000764static uint32_t fdctrl_read_dir (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +0000765{
bellard8977f3c2004-01-05 00:09:06 +0000766 uint32_t retval = 0;
767
bellardbaca51f2004-03-19 23:05:34 +0000768 if (drv0(fdctrl)->drflags & FDRIVE_REVALIDATE ||
769 drv1(fdctrl)->drflags & FDRIVE_REVALIDATE)
bellard8977f3c2004-01-05 00:09:06 +0000770 retval |= 0x80;
771 if (retval != 0)
bellardbaca51f2004-03-19 23:05:34 +0000772 FLOPPY_DPRINTF("Floppy digital input register: 0x%02x\n", retval);
773 drv0(fdctrl)->drflags &= ~FDRIVE_REVALIDATE;
774 drv1(fdctrl)->drflags &= ~FDRIVE_REVALIDATE;
bellard8977f3c2004-01-05 00:09:06 +0000775
776 return retval;
777}
778
779/* FIFO state control */
bellardbaca51f2004-03-19 23:05:34 +0000780static void fdctrl_reset_fifo (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +0000781{
bellardbaca51f2004-03-19 23:05:34 +0000782 fdctrl->data_dir = FD_DIR_WRITE;
783 fdctrl->data_pos = 0;
784 FD_SET_STATE(fdctrl->data_state, FD_STATE_CMD);
bellard8977f3c2004-01-05 00:09:06 +0000785}
786
787/* Set FIFO status for the host to read */
bellardbaca51f2004-03-19 23:05:34 +0000788static void fdctrl_set_fifo (fdctrl_t *fdctrl, int fifo_len, int do_irq)
bellard8977f3c2004-01-05 00:09:06 +0000789{
bellardbaca51f2004-03-19 23:05:34 +0000790 fdctrl->data_dir = FD_DIR_READ;
791 fdctrl->data_len = fifo_len;
792 fdctrl->data_pos = 0;
793 FD_SET_STATE(fdctrl->data_state, FD_STATE_STATUS);
bellard8977f3c2004-01-05 00:09:06 +0000794 if (do_irq)
bellardbaca51f2004-03-19 23:05:34 +0000795 fdctrl_raise_irq(fdctrl, 0x00);
bellard8977f3c2004-01-05 00:09:06 +0000796}
797
798/* Set an error: unimplemented/unknown command */
bellardbaca51f2004-03-19 23:05:34 +0000799static void fdctrl_unimplemented (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +0000800{
801#if 0
bellardbaca51f2004-03-19 23:05:34 +0000802 fdrive_t *cur_drv;
bellard8977f3c2004-01-05 00:09:06 +0000803
bellardbaca51f2004-03-19 23:05:34 +0000804 cur_drv = get_cur_drv(fdctrl);
bellard890fa6b2004-10-07 23:10:29 +0000805 fdctrl->fifo[0] = 0x60 | (cur_drv->head << 2) | fdctrl->cur_drv;
bellardbaca51f2004-03-19 23:05:34 +0000806 fdctrl->fifo[1] = 0x00;
807 fdctrl->fifo[2] = 0x00;
808 fdctrl_set_fifo(fdctrl, 3, 1);
bellard8977f3c2004-01-05 00:09:06 +0000809#else
bellardbaca51f2004-03-19 23:05:34 +0000810 // fdctrl_reset_fifo(fdctrl);
811 fdctrl->fifo[0] = 0x80;
812 fdctrl_set_fifo(fdctrl, 1, 0);
bellard8977f3c2004-01-05 00:09:06 +0000813#endif
814}
815
816/* Callback for transfer end (stop or abort) */
bellardbaca51f2004-03-19 23:05:34 +0000817static void fdctrl_stop_transfer (fdctrl_t *fdctrl, uint8_t status0,
818 uint8_t status1, uint8_t status2)
bellard8977f3c2004-01-05 00:09:06 +0000819{
bellardbaca51f2004-03-19 23:05:34 +0000820 fdrive_t *cur_drv;
bellard8977f3c2004-01-05 00:09:06 +0000821
bellardbaca51f2004-03-19 23:05:34 +0000822 cur_drv = get_cur_drv(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +0000823 FLOPPY_DPRINTF("transfer status: %02x %02x %02x (%02x)\n",
824 status0, status1, status2,
bellard890fa6b2004-10-07 23:10:29 +0000825 status0 | (cur_drv->head << 2) | fdctrl->cur_drv);
826 fdctrl->fifo[0] = status0 | (cur_drv->head << 2) | fdctrl->cur_drv;
bellardbaca51f2004-03-19 23:05:34 +0000827 fdctrl->fifo[1] = status1;
828 fdctrl->fifo[2] = status2;
829 fdctrl->fifo[3] = cur_drv->track;
830 fdctrl->fifo[4] = cur_drv->head;
831 fdctrl->fifo[5] = cur_drv->sect;
832 fdctrl->fifo[6] = FD_SECTOR_SC;
833 fdctrl->data_dir = FD_DIR_READ;
bellarded5fd2c2004-05-08 13:14:18 +0000834 if (fdctrl->state & FD_CTRL_BUSY) {
bellardbaca51f2004-03-19 23:05:34 +0000835 DMA_release_DREQ(fdctrl->dma_chann);
bellarded5fd2c2004-05-08 13:14:18 +0000836 fdctrl->state &= ~FD_CTRL_BUSY;
837 }
bellardbaca51f2004-03-19 23:05:34 +0000838 fdctrl_set_fifo(fdctrl, 7, 1);
bellard8977f3c2004-01-05 00:09:06 +0000839}
840
841/* Prepare a data transfer (either DMA or FIFO) */
bellardbaca51f2004-03-19 23:05:34 +0000842static void fdctrl_start_transfer (fdctrl_t *fdctrl, int direction)
bellard8977f3c2004-01-05 00:09:06 +0000843{
bellardbaca51f2004-03-19 23:05:34 +0000844 fdrive_t *cur_drv;
bellard8977f3c2004-01-05 00:09:06 +0000845 uint8_t kh, kt, ks;
846 int did_seek;
847
bellardbaca51f2004-03-19 23:05:34 +0000848 fdctrl->cur_drv = fdctrl->fifo[1] & 1;
849 cur_drv = get_cur_drv(fdctrl);
850 kt = fdctrl->fifo[2];
851 kh = fdctrl->fifo[3];
852 ks = fdctrl->fifo[4];
bellard4b19ec02004-10-09 16:44:33 +0000853 FLOPPY_DPRINTF("Start transfer at %d %d %02x %02x (%d)\n",
bellardbaca51f2004-03-19 23:05:34 +0000854 fdctrl->cur_drv, kh, kt, ks,
bellard8977f3c2004-01-05 00:09:06 +0000855 _fd_sector(kh, kt, ks, cur_drv->last_sect));
856 did_seek = 0;
bellardbaca51f2004-03-19 23:05:34 +0000857 switch (fd_seek(cur_drv, kh, kt, ks, fdctrl->config & 0x40)) {
bellard8977f3c2004-01-05 00:09:06 +0000858 case 2:
859 /* sect too big */
bellardbaca51f2004-03-19 23:05:34 +0000860 fdctrl_stop_transfer(fdctrl, 0x40, 0x00, 0x00);
861 fdctrl->fifo[3] = kt;
862 fdctrl->fifo[4] = kh;
863 fdctrl->fifo[5] = ks;
bellard8977f3c2004-01-05 00:09:06 +0000864 return;
865 case 3:
866 /* track too big */
bellardbaca51f2004-03-19 23:05:34 +0000867 fdctrl_stop_transfer(fdctrl, 0x40, 0x80, 0x00);
868 fdctrl->fifo[3] = kt;
869 fdctrl->fifo[4] = kh;
870 fdctrl->fifo[5] = ks;
bellard8977f3c2004-01-05 00:09:06 +0000871 return;
872 case 4:
873 /* No seek enabled */
bellardbaca51f2004-03-19 23:05:34 +0000874 fdctrl_stop_transfer(fdctrl, 0x40, 0x00, 0x00);
875 fdctrl->fifo[3] = kt;
876 fdctrl->fifo[4] = kh;
877 fdctrl->fifo[5] = ks;
bellard8977f3c2004-01-05 00:09:06 +0000878 return;
879 case 1:
880 did_seek = 1;
881 break;
882 default:
883 break;
884 }
885 /* Set the FIFO state */
bellardbaca51f2004-03-19 23:05:34 +0000886 fdctrl->data_dir = direction;
887 fdctrl->data_pos = 0;
888 FD_SET_STATE(fdctrl->data_state, FD_STATE_DATA); /* FIFO ready for data */
889 if (fdctrl->fifo[0] & 0x80)
890 fdctrl->data_state |= FD_STATE_MULTI;
891 else
892 fdctrl->data_state &= ~FD_STATE_MULTI;
bellard8977f3c2004-01-05 00:09:06 +0000893 if (did_seek)
bellardbaca51f2004-03-19 23:05:34 +0000894 fdctrl->data_state |= FD_STATE_SEEK;
895 else
896 fdctrl->data_state &= ~FD_STATE_SEEK;
897 if (fdctrl->fifo[5] == 00) {
898 fdctrl->data_len = fdctrl->fifo[8];
899 } else {
900 int tmp;
901 fdctrl->data_len = 128 << fdctrl->fifo[5];
902 tmp = (cur_drv->last_sect - ks + 1);
903 if (fdctrl->fifo[0] & 0x80)
904 tmp += cur_drv->last_sect;
905 fdctrl->data_len *= tmp;
906 }
bellard890fa6b2004-10-07 23:10:29 +0000907 fdctrl->eot = fdctrl->fifo[6];
bellardbaca51f2004-03-19 23:05:34 +0000908 if (fdctrl->dma_en) {
bellard8977f3c2004-01-05 00:09:06 +0000909 int dma_mode;
910 /* DMA transfer are enabled. Check if DMA channel is well programmed */
bellardbaca51f2004-03-19 23:05:34 +0000911 dma_mode = DMA_get_channel_mode(fdctrl->dma_chann);
bellard8977f3c2004-01-05 00:09:06 +0000912 dma_mode = (dma_mode >> 2) & 3;
bellardbaca51f2004-03-19 23:05:34 +0000913 FLOPPY_DPRINTF("dma_mode=%d direction=%d (%d - %d)\n",
914 dma_mode, direction,
915 (128 << fdctrl->fifo[5]) *
916 (cur_drv->last_sect - ks + 1), fdctrl->data_len);
bellard8977f3c2004-01-05 00:09:06 +0000917 if (((direction == FD_DIR_SCANE || direction == FD_DIR_SCANL ||
918 direction == FD_DIR_SCANH) && dma_mode == 0) ||
919 (direction == FD_DIR_WRITE && dma_mode == 2) ||
920 (direction == FD_DIR_READ && dma_mode == 1)) {
921 /* No access is allowed until DMA transfer has completed */
bellardbaca51f2004-03-19 23:05:34 +0000922 fdctrl->state |= FD_CTRL_BUSY;
bellard4b19ec02004-10-09 16:44:33 +0000923 /* Now, we just have to wait for the DMA controller to
bellard8977f3c2004-01-05 00:09:06 +0000924 * recall us...
925 */
bellardbaca51f2004-03-19 23:05:34 +0000926 DMA_hold_DREQ(fdctrl->dma_chann);
927 DMA_schedule(fdctrl->dma_chann);
bellard8977f3c2004-01-05 00:09:06 +0000928 return;
bellardbaca51f2004-03-19 23:05:34 +0000929 } else {
930 FLOPPY_ERROR("dma_mode=%d direction=%d\n", dma_mode, direction);
bellard8977f3c2004-01-05 00:09:06 +0000931 }
932 }
933 FLOPPY_DPRINTF("start non-DMA transfer\n");
934 /* IO based transfer: calculate len */
bellardbaca51f2004-03-19 23:05:34 +0000935 fdctrl_raise_irq(fdctrl, 0x00);
bellard8977f3c2004-01-05 00:09:06 +0000936
937 return;
938}
939
940/* Prepare a transfer of deleted data */
bellardbaca51f2004-03-19 23:05:34 +0000941static void fdctrl_start_transfer_del (fdctrl_t *fdctrl, int direction)
bellard8977f3c2004-01-05 00:09:06 +0000942{
943 /* We don't handle deleted data,
944 * so we don't return *ANYTHING*
945 */
bellardbaca51f2004-03-19 23:05:34 +0000946 fdctrl_stop_transfer(fdctrl, 0x60, 0x00, 0x00);
bellard8977f3c2004-01-05 00:09:06 +0000947}
948
949/* handlers for DMA transfers */
bellard85571bc2004-11-07 18:04:02 +0000950static int fdctrl_transfer_handler (void *opaque, int nchan,
951 int dma_pos, int dma_len)
bellard8977f3c2004-01-05 00:09:06 +0000952{
bellardbaca51f2004-03-19 23:05:34 +0000953 fdctrl_t *fdctrl;
954 fdrive_t *cur_drv;
955 int len, start_pos, rel_pos;
bellard8977f3c2004-01-05 00:09:06 +0000956 uint8_t status0 = 0x00, status1 = 0x00, status2 = 0x00;
957
bellardbaca51f2004-03-19 23:05:34 +0000958 fdctrl = opaque;
bellardbaca51f2004-03-19 23:05:34 +0000959 if (!(fdctrl->state & FD_CTRL_BUSY)) {
bellard8977f3c2004-01-05 00:09:06 +0000960 FLOPPY_DPRINTF("Not in DMA transfer mode !\n");
961 return 0;
962 }
bellardbaca51f2004-03-19 23:05:34 +0000963 cur_drv = get_cur_drv(fdctrl);
964 if (fdctrl->data_dir == FD_DIR_SCANE || fdctrl->data_dir == FD_DIR_SCANL ||
965 fdctrl->data_dir == FD_DIR_SCANH)
bellard8977f3c2004-01-05 00:09:06 +0000966 status2 = 0x04;
bellard85571bc2004-11-07 18:04:02 +0000967 if (dma_len > fdctrl->data_len)
968 dma_len = fdctrl->data_len;
bellard890fa6b2004-10-07 23:10:29 +0000969 if (cur_drv->bs == NULL) {
bellardbaca51f2004-03-19 23:05:34 +0000970 if (fdctrl->data_dir == FD_DIR_WRITE)
971 fdctrl_stop_transfer(fdctrl, 0x60, 0x00, 0x00);
972 else
973 fdctrl_stop_transfer(fdctrl, 0x40, 0x00, 0x00);
974 len = 0;
bellard890fa6b2004-10-07 23:10:29 +0000975 goto transfer_error;
976 }
bellardbaca51f2004-03-19 23:05:34 +0000977 rel_pos = fdctrl->data_pos % FD_SECTOR_LEN;
bellard85571bc2004-11-07 18:04:02 +0000978 for (start_pos = fdctrl->data_pos; fdctrl->data_pos < dma_len;) {
979 len = dma_len - fdctrl->data_pos;
bellardbaca51f2004-03-19 23:05:34 +0000980 if (len + rel_pos > FD_SECTOR_LEN)
981 len = FD_SECTOR_LEN - rel_pos;
bellard6f7e9ae2005-03-13 09:43:36 +0000982 FLOPPY_DPRINTF("copy %d bytes (%d %d %d) %d pos %d %02x "
983 "(%d-0x%08x 0x%08x)\n", len, dma_len, fdctrl->data_pos,
bellardbaca51f2004-03-19 23:05:34 +0000984 fdctrl->data_len, fdctrl->cur_drv, cur_drv->head,
985 cur_drv->track, cur_drv->sect, fd_sector(cur_drv),
bellard6f7e9ae2005-03-13 09:43:36 +0000986 fd_sector(cur_drv) * 512);
bellardbaca51f2004-03-19 23:05:34 +0000987 if (fdctrl->data_dir != FD_DIR_WRITE ||
988 len < FD_SECTOR_LEN || rel_pos != 0) {
989 /* READ & SCAN commands and realign to a sector for WRITE */
990 if (bdrv_read(cur_drv->bs, fd_sector(cur_drv),
991 fdctrl->fifo, 1) < 0) {
bellard8977f3c2004-01-05 00:09:06 +0000992 FLOPPY_DPRINTF("Floppy: error getting sector %d\n",
993 fd_sector(cur_drv));
994 /* Sure, image size is too small... */
bellardbaca51f2004-03-19 23:05:34 +0000995 memset(fdctrl->fifo, 0, FD_SECTOR_LEN);
bellard8977f3c2004-01-05 00:09:06 +0000996 }
bellard890fa6b2004-10-07 23:10:29 +0000997 }
bellardbaca51f2004-03-19 23:05:34 +0000998 switch (fdctrl->data_dir) {
999 case FD_DIR_READ:
1000 /* READ commands */
bellard85571bc2004-11-07 18:04:02 +00001001 DMA_write_memory (nchan, fdctrl->fifo + rel_pos,
1002 fdctrl->data_pos, len);
1003/* cpu_physical_memory_write(addr + fdctrl->data_pos, */
1004/* fdctrl->fifo + rel_pos, len); */
bellardbaca51f2004-03-19 23:05:34 +00001005 break;
1006 case FD_DIR_WRITE:
1007 /* WRITE commands */
bellard85571bc2004-11-07 18:04:02 +00001008 DMA_read_memory (nchan, fdctrl->fifo + rel_pos,
1009 fdctrl->data_pos, len);
1010/* cpu_physical_memory_read(addr + fdctrl->data_pos, */
1011/* fdctrl->fifo + rel_pos, len); */
bellardbaca51f2004-03-19 23:05:34 +00001012 if (bdrv_write(cur_drv->bs, fd_sector(cur_drv),
1013 fdctrl->fifo, 1) < 0) {
1014 FLOPPY_ERROR("writting sector %d\n", fd_sector(cur_drv));
1015 fdctrl_stop_transfer(fdctrl, 0x60, 0x00, 0x00);
1016 goto transfer_error;
bellard890fa6b2004-10-07 23:10:29 +00001017 }
bellardbaca51f2004-03-19 23:05:34 +00001018 break;
1019 default:
1020 /* SCAN commands */
1021 {
1022 uint8_t tmpbuf[FD_SECTOR_LEN];
bellard8977f3c2004-01-05 00:09:06 +00001023 int ret;
bellard85571bc2004-11-07 18:04:02 +00001024 DMA_read_memory (nchan, tmpbuf, fdctrl->data_pos, len);
1025/* cpu_physical_memory_read(addr + fdctrl->data_pos, */
1026/* tmpbuf, len); */
bellardbaca51f2004-03-19 23:05:34 +00001027 ret = memcmp(tmpbuf, fdctrl->fifo + rel_pos, len);
bellard8977f3c2004-01-05 00:09:06 +00001028 if (ret == 0) {
1029 status2 = 0x08;
1030 goto end_transfer;
1031 }
bellardbaca51f2004-03-19 23:05:34 +00001032 if ((ret < 0 && fdctrl->data_dir == FD_DIR_SCANL) ||
1033 (ret > 0 && fdctrl->data_dir == FD_DIR_SCANH)) {
bellard8977f3c2004-01-05 00:09:06 +00001034 status2 = 0x00;
1035 goto end_transfer;
1036 }
1037 }
bellardbaca51f2004-03-19 23:05:34 +00001038 break;
bellard8977f3c2004-01-05 00:09:06 +00001039 }
bellardbaca51f2004-03-19 23:05:34 +00001040 fdctrl->data_pos += len;
1041 rel_pos = fdctrl->data_pos % FD_SECTOR_LEN;
1042 if (rel_pos == 0) {
bellard8977f3c2004-01-05 00:09:06 +00001043 /* Seek to next sector */
bellardbaca51f2004-03-19 23:05:34 +00001044 FLOPPY_DPRINTF("seek to next sector (%d %02x %02x => %d) (%d)\n",
1045 cur_drv->head, cur_drv->track, cur_drv->sect,
1046 fd_sector(cur_drv),
bellard6f7e9ae2005-03-13 09:43:36 +00001047 fdctrl->data_pos - len);
bellard890fa6b2004-10-07 23:10:29 +00001048 /* XXX: cur_drv->sect >= cur_drv->last_sect should be an
1049 error in fact */
1050 if (cur_drv->sect >= cur_drv->last_sect ||
1051 cur_drv->sect == fdctrl->eot) {
bellardbaca51f2004-03-19 23:05:34 +00001052 cur_drv->sect = 1;
1053 if (FD_MULTI_TRACK(fdctrl->data_state)) {
1054 if (cur_drv->head == 0 &&
1055 (cur_drv->flags & FDISK_DBL_SIDES) != 0) {
bellard890fa6b2004-10-07 23:10:29 +00001056 cur_drv->head = 1;
1057 } else {
1058 cur_drv->head = 0;
bellardbaca51f2004-03-19 23:05:34 +00001059 cur_drv->track++;
1060 if ((cur_drv->flags & FDISK_DBL_SIDES) == 0)
1061 break;
bellard890fa6b2004-10-07 23:10:29 +00001062 }
1063 } else {
1064 cur_drv->track++;
1065 break;
bellard8977f3c2004-01-05 00:09:06 +00001066 }
bellardbaca51f2004-03-19 23:05:34 +00001067 FLOPPY_DPRINTF("seek to next track (%d %02x %02x => %d)\n",
1068 cur_drv->head, cur_drv->track,
1069 cur_drv->sect, fd_sector(cur_drv));
bellard890fa6b2004-10-07 23:10:29 +00001070 } else {
1071 cur_drv->sect++;
bellard8977f3c2004-01-05 00:09:06 +00001072 }
1073 }
1074 }
1075end_transfer:
bellardbaca51f2004-03-19 23:05:34 +00001076 len = fdctrl->data_pos - start_pos;
1077 FLOPPY_DPRINTF("end transfer %d %d %d\n",
1078 fdctrl->data_pos, len, fdctrl->data_len);
1079 if (fdctrl->data_dir == FD_DIR_SCANE ||
1080 fdctrl->data_dir == FD_DIR_SCANL ||
1081 fdctrl->data_dir == FD_DIR_SCANH)
bellard8977f3c2004-01-05 00:09:06 +00001082 status2 = 0x08;
bellardbaca51f2004-03-19 23:05:34 +00001083 if (FD_DID_SEEK(fdctrl->data_state))
bellard8977f3c2004-01-05 00:09:06 +00001084 status0 |= 0x20;
bellardbaca51f2004-03-19 23:05:34 +00001085 fdctrl->data_len -= len;
1086 // if (fdctrl->data_len == 0)
bellard890fa6b2004-10-07 23:10:29 +00001087 fdctrl_stop_transfer(fdctrl, status0, status1, status2);
bellard8977f3c2004-01-05 00:09:06 +00001088transfer_error:
1089
bellardbaca51f2004-03-19 23:05:34 +00001090 return len;
bellard8977f3c2004-01-05 00:09:06 +00001091}
1092
bellard8977f3c2004-01-05 00:09:06 +00001093/* Data register : 0x05 */
bellardbaca51f2004-03-19 23:05:34 +00001094static uint32_t fdctrl_read_data (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +00001095{
bellardbaca51f2004-03-19 23:05:34 +00001096 fdrive_t *cur_drv;
bellard8977f3c2004-01-05 00:09:06 +00001097 uint32_t retval = 0;
1098 int pos, len;
1099
bellardbaca51f2004-03-19 23:05:34 +00001100 cur_drv = get_cur_drv(fdctrl);
1101 fdctrl->state &= ~FD_CTRL_SLEEP;
1102 if (FD_STATE(fdctrl->data_state) == FD_STATE_CMD) {
bellard8977f3c2004-01-05 00:09:06 +00001103 FLOPPY_ERROR("can't read data in CMD state\n");
1104 return 0;
1105 }
bellardbaca51f2004-03-19 23:05:34 +00001106 pos = fdctrl->data_pos;
1107 if (FD_STATE(fdctrl->data_state) == FD_STATE_DATA) {
bellard8977f3c2004-01-05 00:09:06 +00001108 pos %= FD_SECTOR_LEN;
1109 if (pos == 0) {
bellardbaca51f2004-03-19 23:05:34 +00001110 len = fdctrl->data_len - fdctrl->data_pos;
bellard8977f3c2004-01-05 00:09:06 +00001111 if (len > FD_SECTOR_LEN)
1112 len = FD_SECTOR_LEN;
1113 bdrv_read(cur_drv->bs, fd_sector(cur_drv),
bellardbaca51f2004-03-19 23:05:34 +00001114 fdctrl->fifo, len);
bellard8977f3c2004-01-05 00:09:06 +00001115 }
1116 }
bellardbaca51f2004-03-19 23:05:34 +00001117 retval = fdctrl->fifo[pos];
1118 if (++fdctrl->data_pos == fdctrl->data_len) {
1119 fdctrl->data_pos = 0;
bellard890fa6b2004-10-07 23:10:29 +00001120 /* Switch from transfer mode to status mode
bellard8977f3c2004-01-05 00:09:06 +00001121 * then from status mode to command mode
1122 */
bellarded5fd2c2004-05-08 13:14:18 +00001123 if (FD_STATE(fdctrl->data_state) == FD_STATE_DATA) {
bellardbaca51f2004-03-19 23:05:34 +00001124 fdctrl_stop_transfer(fdctrl, 0x20, 0x00, 0x00);
bellarded5fd2c2004-05-08 13:14:18 +00001125 } else {
bellardbaca51f2004-03-19 23:05:34 +00001126 fdctrl_reset_fifo(fdctrl);
bellarded5fd2c2004-05-08 13:14:18 +00001127 fdctrl_reset_irq(fdctrl);
1128 }
bellard8977f3c2004-01-05 00:09:06 +00001129 }
1130 FLOPPY_DPRINTF("data register: 0x%02x\n", retval);
1131
1132 return retval;
1133}
1134
bellardbaca51f2004-03-19 23:05:34 +00001135static void fdctrl_format_sector (fdctrl_t *fdctrl)
bellard8977f3c2004-01-05 00:09:06 +00001136{
bellardbaca51f2004-03-19 23:05:34 +00001137 fdrive_t *cur_drv;
1138 uint8_t kh, kt, ks;
1139 int did_seek;
bellard8977f3c2004-01-05 00:09:06 +00001140
bellardbaca51f2004-03-19 23:05:34 +00001141 fdctrl->cur_drv = fdctrl->fifo[1] & 1;
1142 cur_drv = get_cur_drv(fdctrl);
1143 kt = fdctrl->fifo[6];
1144 kh = fdctrl->fifo[7];
1145 ks = fdctrl->fifo[8];
1146 FLOPPY_DPRINTF("format sector at %d %d %02x %02x (%d)\n",
1147 fdctrl->cur_drv, kh, kt, ks,
1148 _fd_sector(kh, kt, ks, cur_drv->last_sect));
1149 did_seek = 0;
1150 switch (fd_seek(cur_drv, kh, kt, ks, fdctrl->config & 0x40)) {
1151 case 2:
1152 /* sect too big */
1153 fdctrl_stop_transfer(fdctrl, 0x40, 0x00, 0x00);
1154 fdctrl->fifo[3] = kt;
1155 fdctrl->fifo[4] = kh;
1156 fdctrl->fifo[5] = ks;
1157 return;
1158 case 3:
1159 /* track too big */
1160 fdctrl_stop_transfer(fdctrl, 0x40, 0x80, 0x00);
1161 fdctrl->fifo[3] = kt;
1162 fdctrl->fifo[4] = kh;
1163 fdctrl->fifo[5] = ks;
1164 return;
1165 case 4:
1166 /* No seek enabled */
1167 fdctrl_stop_transfer(fdctrl, 0x40, 0x00, 0x00);
1168 fdctrl->fifo[3] = kt;
1169 fdctrl->fifo[4] = kh;
1170 fdctrl->fifo[5] = ks;
1171 return;
1172 case 1:
1173 did_seek = 1;
1174 fdctrl->data_state |= FD_STATE_SEEK;
1175 break;
1176 default:
1177 break;
1178 }
1179 memset(fdctrl->fifo, 0, FD_SECTOR_LEN);
1180 if (cur_drv->bs == NULL ||
1181 bdrv_write(cur_drv->bs, fd_sector(cur_drv), fdctrl->fifo, 1) < 0) {
1182 FLOPPY_ERROR("formating sector %d\n", fd_sector(cur_drv));
1183 fdctrl_stop_transfer(fdctrl, 0x60, 0x00, 0x00);
1184 } else {
1185 if (cur_drv->sect == cur_drv->last_sect) {
1186 fdctrl->data_state &= ~FD_STATE_FORMAT;
1187 /* Last sector done */
1188 if (FD_DID_SEEK(fdctrl->data_state))
1189 fdctrl_stop_transfer(fdctrl, 0x20, 0x00, 0x00);
1190 else
1191 fdctrl_stop_transfer(fdctrl, 0x00, 0x00, 0x00);
1192 } else {
1193 /* More to do */
1194 fdctrl->data_pos = 0;
1195 fdctrl->data_len = 4;
1196 }
1197 }
1198}
1199
1200static void fdctrl_write_data (fdctrl_t *fdctrl, uint32_t value)
1201{
1202 fdrive_t *cur_drv;
1203
bellardbaca51f2004-03-19 23:05:34 +00001204 cur_drv = get_cur_drv(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001205 /* Reset mode */
bellardbaca51f2004-03-19 23:05:34 +00001206 if (fdctrl->state & FD_CTRL_RESET) {
bellard4b19ec02004-10-09 16:44:33 +00001207 FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
bellard8977f3c2004-01-05 00:09:06 +00001208 return;
1209 }
bellardbaca51f2004-03-19 23:05:34 +00001210 fdctrl->state &= ~FD_CTRL_SLEEP;
1211 if (FD_STATE(fdctrl->data_state) == FD_STATE_STATUS) {
bellard8977f3c2004-01-05 00:09:06 +00001212 FLOPPY_ERROR("can't write data in status mode\n");
1213 return;
1214 }
1215 /* Is it write command time ? */
bellardbaca51f2004-03-19 23:05:34 +00001216 if (FD_STATE(fdctrl->data_state) == FD_STATE_DATA) {
bellard8977f3c2004-01-05 00:09:06 +00001217 /* FIFO data write */
bellardbaca51f2004-03-19 23:05:34 +00001218 fdctrl->fifo[fdctrl->data_pos++] = value;
1219 if (fdctrl->data_pos % FD_SECTOR_LEN == (FD_SECTOR_LEN - 1) ||
1220 fdctrl->data_pos == fdctrl->data_len) {
bellard8977f3c2004-01-05 00:09:06 +00001221 bdrv_write(cur_drv->bs, fd_sector(cur_drv),
bellardbaca51f2004-03-19 23:05:34 +00001222 fdctrl->fifo, FD_SECTOR_LEN);
bellard8977f3c2004-01-05 00:09:06 +00001223 }
bellard890fa6b2004-10-07 23:10:29 +00001224 /* Switch from transfer mode to status mode
bellard8977f3c2004-01-05 00:09:06 +00001225 * then from status mode to command mode
1226 */
bellardbaca51f2004-03-19 23:05:34 +00001227 if (FD_STATE(fdctrl->data_state) == FD_STATE_DATA)
1228 fdctrl_stop_transfer(fdctrl, 0x20, 0x00, 0x00);
bellard8977f3c2004-01-05 00:09:06 +00001229 return;
1230 }
bellardbaca51f2004-03-19 23:05:34 +00001231 if (fdctrl->data_pos == 0) {
bellard8977f3c2004-01-05 00:09:06 +00001232 /* Command */
1233 switch (value & 0x5F) {
1234 case 0x46:
1235 /* READ variants */
1236 FLOPPY_DPRINTF("READ command\n");
1237 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001238 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001239 goto enqueue;
1240 case 0x4C:
1241 /* READ_DELETED variants */
1242 FLOPPY_DPRINTF("READ_DELETED command\n");
1243 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001244 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001245 goto enqueue;
1246 case 0x50:
1247 /* SCAN_EQUAL variants */
1248 FLOPPY_DPRINTF("SCAN_EQUAL command\n");
1249 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001250 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001251 goto enqueue;
1252 case 0x56:
1253 /* VERIFY variants */
1254 FLOPPY_DPRINTF("VERIFY command\n");
1255 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001256 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001257 goto enqueue;
1258 case 0x59:
1259 /* SCAN_LOW_OR_EQUAL variants */
1260 FLOPPY_DPRINTF("SCAN_LOW_OR_EQUAL command\n");
1261 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001262 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001263 goto enqueue;
1264 case 0x5D:
1265 /* SCAN_HIGH_OR_EQUAL variants */
1266 FLOPPY_DPRINTF("SCAN_HIGH_OR_EQUAL command\n");
1267 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001268 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001269 goto enqueue;
1270 default:
1271 break;
1272 }
1273 switch (value & 0x7F) {
1274 case 0x45:
1275 /* WRITE variants */
1276 FLOPPY_DPRINTF("WRITE command\n");
1277 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001278 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001279 goto enqueue;
1280 case 0x49:
1281 /* WRITE_DELETED variants */
1282 FLOPPY_DPRINTF("WRITE_DELETED command\n");
1283 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001284 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001285 goto enqueue;
1286 default:
1287 break;
1288 }
1289 switch (value) {
1290 case 0x03:
1291 /* SPECIFY */
1292 FLOPPY_DPRINTF("SPECIFY command\n");
1293 /* 1 parameter cmd */
bellardbaca51f2004-03-19 23:05:34 +00001294 fdctrl->data_len = 3;
bellard8977f3c2004-01-05 00:09:06 +00001295 goto enqueue;
1296 case 0x04:
1297 /* SENSE_DRIVE_STATUS */
1298 FLOPPY_DPRINTF("SENSE_DRIVE_STATUS command\n");
1299 /* 1 parameter cmd */
bellardbaca51f2004-03-19 23:05:34 +00001300 fdctrl->data_len = 2;
bellard8977f3c2004-01-05 00:09:06 +00001301 goto enqueue;
1302 case 0x07:
1303 /* RECALIBRATE */
1304 FLOPPY_DPRINTF("RECALIBRATE command\n");
1305 /* 1 parameter cmd */
bellardbaca51f2004-03-19 23:05:34 +00001306 fdctrl->data_len = 2;
bellard8977f3c2004-01-05 00:09:06 +00001307 goto enqueue;
1308 case 0x08:
1309 /* SENSE_INTERRUPT_STATUS */
1310 FLOPPY_DPRINTF("SENSE_INTERRUPT_STATUS command (%02x)\n",
bellardbaca51f2004-03-19 23:05:34 +00001311 fdctrl->int_status);
bellard8977f3c2004-01-05 00:09:06 +00001312 /* No parameters cmd: returns status if no interrupt */
bellard953569d2004-10-10 17:51:13 +00001313#if 0
bellardbaca51f2004-03-19 23:05:34 +00001314 fdctrl->fifo[0] =
1315 fdctrl->int_status | (cur_drv->head << 2) | fdctrl->cur_drv;
bellard953569d2004-10-10 17:51:13 +00001316#else
1317 /* XXX: int_status handling is broken for read/write
1318 commands, so we do this hack. It should be suppressed
1319 ASAP */
1320 fdctrl->fifo[0] =
1321 0x20 | (cur_drv->head << 2) | fdctrl->cur_drv;
1322#endif
bellardbaca51f2004-03-19 23:05:34 +00001323 fdctrl->fifo[1] = cur_drv->track;
1324 fdctrl_set_fifo(fdctrl, 2, 0);
1325 fdctrl_reset_irq(fdctrl);
1326 fdctrl->int_status = 0xC0;
bellard8977f3c2004-01-05 00:09:06 +00001327 return;
1328 case 0x0E:
1329 /* DUMPREG */
1330 FLOPPY_DPRINTF("DUMPREG command\n");
1331 /* Drives position */
bellardbaca51f2004-03-19 23:05:34 +00001332 fdctrl->fifo[0] = drv0(fdctrl)->track;
1333 fdctrl->fifo[1] = drv1(fdctrl)->track;
1334 fdctrl->fifo[2] = 0;
1335 fdctrl->fifo[3] = 0;
bellard8977f3c2004-01-05 00:09:06 +00001336 /* timers */
bellardbaca51f2004-03-19 23:05:34 +00001337 fdctrl->fifo[4] = fdctrl->timer0;
1338 fdctrl->fifo[5] = (fdctrl->timer1 << 1) | fdctrl->dma_en;
1339 fdctrl->fifo[6] = cur_drv->last_sect;
1340 fdctrl->fifo[7] = (fdctrl->lock << 7) |
bellard8977f3c2004-01-05 00:09:06 +00001341 (cur_drv->perpendicular << 2);
bellardbaca51f2004-03-19 23:05:34 +00001342 fdctrl->fifo[8] = fdctrl->config;
1343 fdctrl->fifo[9] = fdctrl->precomp_trk;
1344 fdctrl_set_fifo(fdctrl, 10, 0);
bellard8977f3c2004-01-05 00:09:06 +00001345 return;
1346 case 0x0F:
1347 /* SEEK */
1348 FLOPPY_DPRINTF("SEEK command\n");
1349 /* 2 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001350 fdctrl->data_len = 3;
bellard8977f3c2004-01-05 00:09:06 +00001351 goto enqueue;
1352 case 0x10:
1353 /* VERSION */
1354 FLOPPY_DPRINTF("VERSION command\n");
1355 /* No parameters cmd */
bellard4b19ec02004-10-09 16:44:33 +00001356 /* Controller's version */
bellardbaca51f2004-03-19 23:05:34 +00001357 fdctrl->fifo[0] = fdctrl->version;
1358 fdctrl_set_fifo(fdctrl, 1, 1);
bellard8977f3c2004-01-05 00:09:06 +00001359 return;
1360 case 0x12:
1361 /* PERPENDICULAR_MODE */
1362 FLOPPY_DPRINTF("PERPENDICULAR_MODE command\n");
1363 /* 1 parameter cmd */
bellardbaca51f2004-03-19 23:05:34 +00001364 fdctrl->data_len = 2;
bellard8977f3c2004-01-05 00:09:06 +00001365 goto enqueue;
1366 case 0x13:
1367 /* CONFIGURE */
1368 FLOPPY_DPRINTF("CONFIGURE command\n");
1369 /* 3 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001370 fdctrl->data_len = 4;
bellard8977f3c2004-01-05 00:09:06 +00001371 goto enqueue;
1372 case 0x14:
1373 /* UNLOCK */
1374 FLOPPY_DPRINTF("UNLOCK command\n");
1375 /* No parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001376 fdctrl->lock = 0;
1377 fdctrl->fifo[0] = 0;
1378 fdctrl_set_fifo(fdctrl, 1, 0);
bellard8977f3c2004-01-05 00:09:06 +00001379 return;
1380 case 0x17:
1381 /* POWERDOWN_MODE */
1382 FLOPPY_DPRINTF("POWERDOWN_MODE command\n");
1383 /* 2 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001384 fdctrl->data_len = 3;
bellard8977f3c2004-01-05 00:09:06 +00001385 goto enqueue;
1386 case 0x18:
1387 /* PART_ID */
1388 FLOPPY_DPRINTF("PART_ID command\n");
1389 /* No parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001390 fdctrl->fifo[0] = 0x41; /* Stepping 1 */
1391 fdctrl_set_fifo(fdctrl, 1, 0);
bellard8977f3c2004-01-05 00:09:06 +00001392 return;
1393 case 0x2C:
1394 /* SAVE */
1395 FLOPPY_DPRINTF("SAVE command\n");
1396 /* No parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001397 fdctrl->fifo[0] = 0;
1398 fdctrl->fifo[1] = 0;
bellard8977f3c2004-01-05 00:09:06 +00001399 /* Drives position */
bellardbaca51f2004-03-19 23:05:34 +00001400 fdctrl->fifo[2] = drv0(fdctrl)->track;
1401 fdctrl->fifo[3] = drv1(fdctrl)->track;
1402 fdctrl->fifo[4] = 0;
1403 fdctrl->fifo[5] = 0;
bellard8977f3c2004-01-05 00:09:06 +00001404 /* timers */
bellardbaca51f2004-03-19 23:05:34 +00001405 fdctrl->fifo[6] = fdctrl->timer0;
1406 fdctrl->fifo[7] = fdctrl->timer1;
1407 fdctrl->fifo[8] = cur_drv->last_sect;
1408 fdctrl->fifo[9] = (fdctrl->lock << 7) |
bellard8977f3c2004-01-05 00:09:06 +00001409 (cur_drv->perpendicular << 2);
bellardbaca51f2004-03-19 23:05:34 +00001410 fdctrl->fifo[10] = fdctrl->config;
1411 fdctrl->fifo[11] = fdctrl->precomp_trk;
1412 fdctrl->fifo[12] = fdctrl->pwrd;
1413 fdctrl->fifo[13] = 0;
1414 fdctrl->fifo[14] = 0;
1415 fdctrl_set_fifo(fdctrl, 15, 1);
bellard8977f3c2004-01-05 00:09:06 +00001416 return;
1417 case 0x33:
1418 /* OPTION */
1419 FLOPPY_DPRINTF("OPTION command\n");
1420 /* 1 parameter cmd */
bellardbaca51f2004-03-19 23:05:34 +00001421 fdctrl->data_len = 2;
bellard8977f3c2004-01-05 00:09:06 +00001422 goto enqueue;
1423 case 0x42:
1424 /* READ_TRACK */
1425 FLOPPY_DPRINTF("READ_TRACK command\n");
1426 /* 8 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001427 fdctrl->data_len = 9;
bellard8977f3c2004-01-05 00:09:06 +00001428 goto enqueue;
1429 case 0x4A:
1430 /* READ_ID */
1431 FLOPPY_DPRINTF("READ_ID command\n");
1432 /* 1 parameter cmd */
bellardbaca51f2004-03-19 23:05:34 +00001433 fdctrl->data_len = 2;
bellard8977f3c2004-01-05 00:09:06 +00001434 goto enqueue;
1435 case 0x4C:
1436 /* RESTORE */
1437 FLOPPY_DPRINTF("RESTORE command\n");
1438 /* 17 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001439 fdctrl->data_len = 18;
bellard8977f3c2004-01-05 00:09:06 +00001440 goto enqueue;
1441 case 0x4D:
1442 /* FORMAT_TRACK */
1443 FLOPPY_DPRINTF("FORMAT_TRACK command\n");
1444 /* 5 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001445 fdctrl->data_len = 6;
bellard8977f3c2004-01-05 00:09:06 +00001446 goto enqueue;
1447 case 0x8E:
1448 /* DRIVE_SPECIFICATION_COMMAND */
1449 FLOPPY_DPRINTF("DRIVE_SPECIFICATION_COMMAND command\n");
1450 /* 5 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001451 fdctrl->data_len = 6;
bellard8977f3c2004-01-05 00:09:06 +00001452 goto enqueue;
1453 case 0x8F:
1454 /* RELATIVE_SEEK_OUT */
1455 FLOPPY_DPRINTF("RELATIVE_SEEK_OUT command\n");
1456 /* 2 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001457 fdctrl->data_len = 3;
bellard8977f3c2004-01-05 00:09:06 +00001458 goto enqueue;
1459 case 0x94:
1460 /* LOCK */
1461 FLOPPY_DPRINTF("LOCK command\n");
1462 /* No parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001463 fdctrl->lock = 1;
1464 fdctrl->fifo[0] = 0x10;
1465 fdctrl_set_fifo(fdctrl, 1, 1);
bellard8977f3c2004-01-05 00:09:06 +00001466 return;
1467 case 0xCD:
1468 /* FORMAT_AND_WRITE */
1469 FLOPPY_DPRINTF("FORMAT_AND_WRITE command\n");
1470 /* 10 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001471 fdctrl->data_len = 11;
bellard8977f3c2004-01-05 00:09:06 +00001472 goto enqueue;
1473 case 0xCF:
1474 /* RELATIVE_SEEK_IN */
1475 FLOPPY_DPRINTF("RELATIVE_SEEK_IN command\n");
1476 /* 2 parameters cmd */
bellardbaca51f2004-03-19 23:05:34 +00001477 fdctrl->data_len = 3;
bellard8977f3c2004-01-05 00:09:06 +00001478 goto enqueue;
1479 default:
1480 /* Unknown command */
1481 FLOPPY_ERROR("unknown command: 0x%02x\n", value);
bellardbaca51f2004-03-19 23:05:34 +00001482 fdctrl_unimplemented(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001483 return;
1484 }
1485 }
1486enqueue:
bellardbaca51f2004-03-19 23:05:34 +00001487 FLOPPY_DPRINTF("%s: %02x\n", __func__, value);
1488 fdctrl->fifo[fdctrl->data_pos] = value;
1489 if (++fdctrl->data_pos == fdctrl->data_len) {
bellard8977f3c2004-01-05 00:09:06 +00001490 /* We now have all parameters
1491 * and will be able to treat the command
1492 */
bellardbaca51f2004-03-19 23:05:34 +00001493 if (fdctrl->data_state & FD_STATE_FORMAT) {
1494 fdctrl_format_sector(fdctrl);
1495 return;
1496 }
1497 switch (fdctrl->fifo[0] & 0x1F) {
bellard8977f3c2004-01-05 00:09:06 +00001498 case 0x06:
1499 {
1500 /* READ variants */
1501 FLOPPY_DPRINTF("treat READ command\n");
bellardbaca51f2004-03-19 23:05:34 +00001502 fdctrl_start_transfer(fdctrl, FD_DIR_READ);
bellard8977f3c2004-01-05 00:09:06 +00001503 return;
1504 }
1505 case 0x0C:
1506 /* READ_DELETED variants */
1507// FLOPPY_DPRINTF("treat READ_DELETED command\n");
1508 FLOPPY_ERROR("treat READ_DELETED command\n");
bellardbaca51f2004-03-19 23:05:34 +00001509 fdctrl_start_transfer_del(fdctrl, FD_DIR_READ);
bellard8977f3c2004-01-05 00:09:06 +00001510 return;
1511 case 0x16:
1512 /* VERIFY variants */
1513// FLOPPY_DPRINTF("treat VERIFY command\n");
1514 FLOPPY_ERROR("treat VERIFY command\n");
bellardbaca51f2004-03-19 23:05:34 +00001515 fdctrl_stop_transfer(fdctrl, 0x20, 0x00, 0x00);
bellard8977f3c2004-01-05 00:09:06 +00001516 return;
1517 case 0x10:
1518 /* SCAN_EQUAL variants */
1519// FLOPPY_DPRINTF("treat SCAN_EQUAL command\n");
1520 FLOPPY_ERROR("treat SCAN_EQUAL command\n");
bellardbaca51f2004-03-19 23:05:34 +00001521 fdctrl_start_transfer(fdctrl, FD_DIR_SCANE);
bellard8977f3c2004-01-05 00:09:06 +00001522 return;
1523 case 0x19:
1524 /* SCAN_LOW_OR_EQUAL variants */
1525// FLOPPY_DPRINTF("treat SCAN_LOW_OR_EQUAL command\n");
1526 FLOPPY_ERROR("treat SCAN_LOW_OR_EQUAL command\n");
bellardbaca51f2004-03-19 23:05:34 +00001527 fdctrl_start_transfer(fdctrl, FD_DIR_SCANL);
bellard8977f3c2004-01-05 00:09:06 +00001528 return;
1529 case 0x1D:
1530 /* SCAN_HIGH_OR_EQUAL variants */
1531// FLOPPY_DPRINTF("treat SCAN_HIGH_OR_EQUAL command\n");
1532 FLOPPY_ERROR("treat SCAN_HIGH_OR_EQUAL command\n");
bellardbaca51f2004-03-19 23:05:34 +00001533 fdctrl_start_transfer(fdctrl, FD_DIR_SCANH);
bellard8977f3c2004-01-05 00:09:06 +00001534 return;
1535 default:
1536 break;
1537 }
bellardbaca51f2004-03-19 23:05:34 +00001538 switch (fdctrl->fifo[0] & 0x3F) {
bellard8977f3c2004-01-05 00:09:06 +00001539 case 0x05:
1540 /* WRITE variants */
bellardbaca51f2004-03-19 23:05:34 +00001541 FLOPPY_DPRINTF("treat WRITE command (%02x)\n", fdctrl->fifo[0]);
1542 fdctrl_start_transfer(fdctrl, FD_DIR_WRITE);
bellard8977f3c2004-01-05 00:09:06 +00001543 return;
1544 case 0x09:
1545 /* WRITE_DELETED variants */
1546// FLOPPY_DPRINTF("treat WRITE_DELETED command\n");
1547 FLOPPY_ERROR("treat WRITE_DELETED command\n");
bellardbaca51f2004-03-19 23:05:34 +00001548 fdctrl_start_transfer_del(fdctrl, FD_DIR_WRITE);
bellard8977f3c2004-01-05 00:09:06 +00001549 return;
1550 default:
1551 break;
1552 }
bellardbaca51f2004-03-19 23:05:34 +00001553 switch (fdctrl->fifo[0]) {
bellard8977f3c2004-01-05 00:09:06 +00001554 case 0x03:
1555 /* SPECIFY */
1556 FLOPPY_DPRINTF("treat SPECIFY command\n");
bellardbaca51f2004-03-19 23:05:34 +00001557 fdctrl->timer0 = (fdctrl->fifo[1] >> 4) & 0xF;
bellarde309de22004-05-08 21:01:23 +00001558 fdctrl->timer1 = fdctrl->fifo[2] >> 1;
bellardbaca51f2004-03-19 23:05:34 +00001559 fdctrl->dma_en = 1 - (fdctrl->fifo[2] & 1) ;
bellard8977f3c2004-01-05 00:09:06 +00001560 /* No result back */
bellardbaca51f2004-03-19 23:05:34 +00001561 fdctrl_reset_fifo(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001562 break;
1563 case 0x04:
1564 /* SENSE_DRIVE_STATUS */
1565 FLOPPY_DPRINTF("treat SENSE_DRIVE_STATUS command\n");
bellardbaca51f2004-03-19 23:05:34 +00001566 fdctrl->cur_drv = fdctrl->fifo[1] & 1;
1567 cur_drv = get_cur_drv(fdctrl);
1568 cur_drv->head = (fdctrl->fifo[1] >> 2) & 1;
bellard8977f3c2004-01-05 00:09:06 +00001569 /* 1 Byte status back */
bellardbaca51f2004-03-19 23:05:34 +00001570 fdctrl->fifo[0] = (cur_drv->ro << 6) |
bellard8977f3c2004-01-05 00:09:06 +00001571 (cur_drv->track == 0 ? 0x10 : 0x00) |
bellard890fa6b2004-10-07 23:10:29 +00001572 (cur_drv->head << 2) |
1573 fdctrl->cur_drv |
1574 0x28;
bellardbaca51f2004-03-19 23:05:34 +00001575 fdctrl_set_fifo(fdctrl, 1, 0);
bellard8977f3c2004-01-05 00:09:06 +00001576 break;
1577 case 0x07:
1578 /* RECALIBRATE */
1579 FLOPPY_DPRINTF("treat RECALIBRATE command\n");
bellardbaca51f2004-03-19 23:05:34 +00001580 fdctrl->cur_drv = fdctrl->fifo[1] & 1;
1581 cur_drv = get_cur_drv(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001582 fd_recalibrate(cur_drv);
bellardbaca51f2004-03-19 23:05:34 +00001583 fdctrl_reset_fifo(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001584 /* Raise Interrupt */
bellardbaca51f2004-03-19 23:05:34 +00001585 fdctrl_raise_irq(fdctrl, 0x20);
bellard8977f3c2004-01-05 00:09:06 +00001586 break;
1587 case 0x0F:
1588 /* SEEK */
1589 FLOPPY_DPRINTF("treat SEEK command\n");
bellardbaca51f2004-03-19 23:05:34 +00001590 fdctrl->cur_drv = fdctrl->fifo[1] & 1;
1591 cur_drv = get_cur_drv(fdctrl);
1592 fd_start(cur_drv);
1593 if (fdctrl->fifo[2] <= cur_drv->track)
bellard8977f3c2004-01-05 00:09:06 +00001594 cur_drv->dir = 1;
1595 else
1596 cur_drv->dir = 0;
bellardbaca51f2004-03-19 23:05:34 +00001597 fdctrl_reset_fifo(fdctrl);
1598 if (fdctrl->fifo[2] > cur_drv->max_track) {
1599 fdctrl_raise_irq(fdctrl, 0x60);
bellard8977f3c2004-01-05 00:09:06 +00001600 } else {
bellardbaca51f2004-03-19 23:05:34 +00001601 cur_drv->track = fdctrl->fifo[2];
bellard8977f3c2004-01-05 00:09:06 +00001602 /* Raise Interrupt */
bellardbaca51f2004-03-19 23:05:34 +00001603 fdctrl_raise_irq(fdctrl, 0x20);
bellard8977f3c2004-01-05 00:09:06 +00001604 }
1605 break;
1606 case 0x12:
1607 /* PERPENDICULAR_MODE */
1608 FLOPPY_DPRINTF("treat PERPENDICULAR_MODE command\n");
bellardbaca51f2004-03-19 23:05:34 +00001609 if (fdctrl->fifo[1] & 0x80)
1610 cur_drv->perpendicular = fdctrl->fifo[1] & 0x7;
bellard8977f3c2004-01-05 00:09:06 +00001611 /* No result back */
bellardbaca51f2004-03-19 23:05:34 +00001612 fdctrl_reset_fifo(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001613 break;
1614 case 0x13:
1615 /* CONFIGURE */
1616 FLOPPY_DPRINTF("treat CONFIGURE command\n");
bellardbaca51f2004-03-19 23:05:34 +00001617 fdctrl->config = fdctrl->fifo[2];
1618 fdctrl->precomp_trk = fdctrl->fifo[3];
bellard8977f3c2004-01-05 00:09:06 +00001619 /* No result back */
bellardbaca51f2004-03-19 23:05:34 +00001620 fdctrl_reset_fifo(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001621 break;
1622 case 0x17:
1623 /* POWERDOWN_MODE */
1624 FLOPPY_DPRINTF("treat POWERDOWN_MODE command\n");
bellardbaca51f2004-03-19 23:05:34 +00001625 fdctrl->pwrd = fdctrl->fifo[1];
1626 fdctrl->fifo[0] = fdctrl->fifo[1];
1627 fdctrl_set_fifo(fdctrl, 1, 1);
bellard8977f3c2004-01-05 00:09:06 +00001628 break;
1629 case 0x33:
1630 /* OPTION */
1631 FLOPPY_DPRINTF("treat OPTION command\n");
1632 /* No result back */
bellardbaca51f2004-03-19 23:05:34 +00001633 fdctrl_reset_fifo(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001634 break;
1635 case 0x42:
1636 /* READ_TRACK */
1637// FLOPPY_DPRINTF("treat READ_TRACK command\n");
1638 FLOPPY_ERROR("treat READ_TRACK command\n");
bellardbaca51f2004-03-19 23:05:34 +00001639 fdctrl_start_transfer(fdctrl, FD_DIR_READ);
bellard8977f3c2004-01-05 00:09:06 +00001640 break;
1641 case 0x4A:
1642 /* READ_ID */
bellardbaca51f2004-03-19 23:05:34 +00001643 FLOPPY_DPRINTF("treat READ_ID command\n");
bellarded5fd2c2004-05-08 13:14:18 +00001644 /* XXX: should set main status register to busy */
bellard890fa6b2004-10-07 23:10:29 +00001645 cur_drv->head = (fdctrl->fifo[1] >> 2) & 1;
bellarded5fd2c2004-05-08 13:14:18 +00001646 qemu_mod_timer(fdctrl->result_timer,
1647 qemu_get_clock(vm_clock) + (ticks_per_sec / 50));
bellard8977f3c2004-01-05 00:09:06 +00001648 break;
1649 case 0x4C:
1650 /* RESTORE */
1651 FLOPPY_DPRINTF("treat RESTORE command\n");
1652 /* Drives position */
bellardbaca51f2004-03-19 23:05:34 +00001653 drv0(fdctrl)->track = fdctrl->fifo[3];
1654 drv1(fdctrl)->track = fdctrl->fifo[4];
bellard8977f3c2004-01-05 00:09:06 +00001655 /* timers */
bellardbaca51f2004-03-19 23:05:34 +00001656 fdctrl->timer0 = fdctrl->fifo[7];
1657 fdctrl->timer1 = fdctrl->fifo[8];
1658 cur_drv->last_sect = fdctrl->fifo[9];
1659 fdctrl->lock = fdctrl->fifo[10] >> 7;
1660 cur_drv->perpendicular = (fdctrl->fifo[10] >> 2) & 0xF;
1661 fdctrl->config = fdctrl->fifo[11];
1662 fdctrl->precomp_trk = fdctrl->fifo[12];
1663 fdctrl->pwrd = fdctrl->fifo[13];
1664 fdctrl_reset_fifo(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001665 break;
1666 case 0x4D:
1667 /* FORMAT_TRACK */
bellardbaca51f2004-03-19 23:05:34 +00001668 FLOPPY_DPRINTF("treat FORMAT_TRACK command\n");
1669 fdctrl->cur_drv = fdctrl->fifo[1] & 1;
1670 cur_drv = get_cur_drv(fdctrl);
1671 fdctrl->data_state |= FD_STATE_FORMAT;
1672 if (fdctrl->fifo[0] & 0x80)
1673 fdctrl->data_state |= FD_STATE_MULTI;
1674 else
1675 fdctrl->data_state &= ~FD_STATE_MULTI;
1676 fdctrl->data_state &= ~FD_STATE_SEEK;
1677 cur_drv->bps =
1678 fdctrl->fifo[2] > 7 ? 16384 : 128 << fdctrl->fifo[2];
1679#if 0
1680 cur_drv->last_sect =
1681 cur_drv->flags & FDISK_DBL_SIDES ? fdctrl->fifo[3] :
1682 fdctrl->fifo[3] / 2;
1683#else
1684 cur_drv->last_sect = fdctrl->fifo[3];
1685#endif
1686 /* Bochs BIOS is buggy and don't send format informations
1687 * for each sector. So, pretend all's done right now...
1688 */
1689 fdctrl->data_state &= ~FD_STATE_FORMAT;
1690 fdctrl_stop_transfer(fdctrl, 0x00, 0x00, 0x00);
bellard8977f3c2004-01-05 00:09:06 +00001691 break;
1692 case 0x8E:
1693 /* DRIVE_SPECIFICATION_COMMAND */
1694 FLOPPY_DPRINTF("treat DRIVE_SPECIFICATION_COMMAND command\n");
bellardbaca51f2004-03-19 23:05:34 +00001695 if (fdctrl->fifo[fdctrl->data_pos - 1] & 0x80) {
bellard8977f3c2004-01-05 00:09:06 +00001696 /* Command parameters done */
bellardbaca51f2004-03-19 23:05:34 +00001697 if (fdctrl->fifo[fdctrl->data_pos - 1] & 0x40) {
1698 fdctrl->fifo[0] = fdctrl->fifo[1];
1699 fdctrl->fifo[2] = 0;
1700 fdctrl->fifo[3] = 0;
1701 fdctrl_set_fifo(fdctrl, 4, 1);
bellard8977f3c2004-01-05 00:09:06 +00001702 } else {
bellardbaca51f2004-03-19 23:05:34 +00001703 fdctrl_reset_fifo(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001704 }
bellardbaca51f2004-03-19 23:05:34 +00001705 } else if (fdctrl->data_len > 7) {
bellard8977f3c2004-01-05 00:09:06 +00001706 /* ERROR */
bellardbaca51f2004-03-19 23:05:34 +00001707 fdctrl->fifo[0] = 0x80 |
1708 (cur_drv->head << 2) | fdctrl->cur_drv;
1709 fdctrl_set_fifo(fdctrl, 1, 1);
bellard8977f3c2004-01-05 00:09:06 +00001710 }
1711 break;
1712 case 0x8F:
1713 /* RELATIVE_SEEK_OUT */
1714 FLOPPY_DPRINTF("treat RELATIVE_SEEK_OUT command\n");
bellardbaca51f2004-03-19 23:05:34 +00001715 fdctrl->cur_drv = fdctrl->fifo[1] & 1;
1716 cur_drv = get_cur_drv(fdctrl);
1717 fd_start(cur_drv);
bellard8977f3c2004-01-05 00:09:06 +00001718 cur_drv->dir = 0;
bellardbaca51f2004-03-19 23:05:34 +00001719 if (fdctrl->fifo[2] + cur_drv->track >= cur_drv->max_track) {
1720 cur_drv->track = cur_drv->max_track - 1;
1721 } else {
1722 cur_drv->track += fdctrl->fifo[2];
bellard8977f3c2004-01-05 00:09:06 +00001723 }
bellardbaca51f2004-03-19 23:05:34 +00001724 fdctrl_reset_fifo(fdctrl);
1725 fdctrl_raise_irq(fdctrl, 0x20);
bellard8977f3c2004-01-05 00:09:06 +00001726 break;
1727 case 0xCD:
1728 /* FORMAT_AND_WRITE */
1729// FLOPPY_DPRINTF("treat FORMAT_AND_WRITE command\n");
1730 FLOPPY_ERROR("treat FORMAT_AND_WRITE command\n");
bellardbaca51f2004-03-19 23:05:34 +00001731 fdctrl_unimplemented(fdctrl);
bellard8977f3c2004-01-05 00:09:06 +00001732 break;
1733 case 0xCF:
1734 /* RELATIVE_SEEK_IN */
1735 FLOPPY_DPRINTF("treat RELATIVE_SEEK_IN command\n");
bellardbaca51f2004-03-19 23:05:34 +00001736 fdctrl->cur_drv = fdctrl->fifo[1] & 1;
1737 cur_drv = get_cur_drv(fdctrl);
1738 fd_start(cur_drv);
bellard8977f3c2004-01-05 00:09:06 +00001739 cur_drv->dir = 1;
bellardbaca51f2004-03-19 23:05:34 +00001740 if (fdctrl->fifo[2] > cur_drv->track) {
1741 cur_drv->track = 0;
1742 } else {
1743 cur_drv->track -= fdctrl->fifo[2];
bellard8977f3c2004-01-05 00:09:06 +00001744 }
bellardbaca51f2004-03-19 23:05:34 +00001745 fdctrl_reset_fifo(fdctrl);
1746 /* Raise Interrupt */
1747 fdctrl_raise_irq(fdctrl, 0x20);
bellard8977f3c2004-01-05 00:09:06 +00001748 break;
1749 }
1750 }
1751}
bellarded5fd2c2004-05-08 13:14:18 +00001752
1753static void fdctrl_result_timer(void *opaque)
1754{
1755 fdctrl_t *fdctrl = opaque;
1756 fdctrl_stop_transfer(fdctrl, 0x00, 0x00, 0x00);
1757}