blob: 2c57f78fc19984c0ecd79d87b0ce1cee3fa34312 [file] [log] [blame]
malc902b3d52008-12-10 19:18:40 +00001#ifndef QEMU_CACHE_UTILS_H
2#define QEMU_CACHE_UTILS_H
3
malce58ffeb2009-01-14 18:39:49 +00004#if defined(_ARCH_PPC)
Stefan Weile04b2892012-03-05 21:15:19 +01005
6#include <stdint.h> /* uintptr_t */
7
malc902b3d52008-12-10 19:18:40 +00008struct qemu_cache_conf {
9 unsigned long dcache_bsize;
10 unsigned long icache_bsize;
11};
12
13extern struct qemu_cache_conf qemu_cache_conf;
14
Blue Swirl64b85a82011-01-23 16:21:20 +000015void qemu_cache_utils_init(char **envp);
malc902b3d52008-12-10 19:18:40 +000016
17/* mildly adjusted code from tcg-dyngen.c */
Stefan Weil021ecd82012-03-02 23:30:06 +010018static inline void flush_icache_range(uintptr_t start, uintptr_t stop)
malc902b3d52008-12-10 19:18:40 +000019{
20 unsigned long p, start1, stop1;
21 unsigned long dsize = qemu_cache_conf.dcache_bsize;
22 unsigned long isize = qemu_cache_conf.icache_bsize;
23
24 start1 = start & ~(dsize - 1);
25 stop1 = (stop + dsize - 1) & ~(dsize - 1);
26 for (p = start1; p < stop1; p += dsize) {
27 asm volatile ("dcbst 0,%0" : : "r"(p) : "memory");
28 }
29 asm volatile ("sync" : : : "memory");
30
31 start &= start & ~(isize - 1);
32 stop1 = (stop + isize - 1) & ~(isize - 1);
33 for (p = start1; p < stop1; p += isize) {
34 asm volatile ("icbi 0,%0" : : "r"(p) : "memory");
35 }
36 asm volatile ("sync" : : : "memory");
37 asm volatile ("isync" : : : "memory");
38}
39
40#else
41#define qemu_cache_utils_init(envp) do { (void) (envp); } while (0)
42#endif
43
44#endif /* QEMU_CACHE_UTILS_H */